- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360781 > ICS9214 Rambus XDR Clock Generator PDF資料下載
參數(shù)資料
| 型號： | ICS9214 |
| 英文描述： | Rambus XDR Clock Generator |
| 中文描述： | Rambus公司的XDR時(shí)鐘發(fā)生器 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大小： | 228K |
| 代理商： | ICS9214 |
2
Integrated
Circuit
Systems, Inc.
ICS9214
0809D—04/07/06
Pin Descriptions
PIN #
PIN NAME
1
AVDD2.5
2
AGND
PIN TYPE
PWR
PWR
DESCRIPTION
2.5V Analog Power pin for Core PLL
Analog Ground pin for Core PLL
This pin establishes the reference current for the differential
clock pairs. This pin requires a fixed precision resistor tied to
ground in order to establish the appropriate current.
Analog Ground pin for Core PLL
"True" reference clock input.
"Complementary" reference clock input.
Power supply, nominal 2.5V
Ground pin.
Clock pin of SMBUS circuitry, 5V tolerant
Data pin of SMBUS circuitry, 5V tolerant
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
SMBus address bit 0 (LSB)
SMBus address bit 1
Input to select Bypass(fan-out) or PLL (ZDB) mode
0 = Bypass mode, 1= PLL mode
Power supply, nominal 2.5V
"Complementary" side of open drain differential clock output.
This open drain output needs an external resistor network..
"True" side of open drain differential clock output. This open
drain output needs an external resistor network..
Ground pin.
"Complementary" side of open drain differential clock output.
This open drain output needs an external resistor network..
"True" side of open drain differential clock output. This open
drain output needs an external resistor network..
Ground pin.
Power supply, nominal 2.5V
"Complementary" side of open drain differential clock output.
This open drain output needs an external resistor network..
"True" side of open drain differential clock output. This open
drain output needs an external resistor network..
Ground pin.
"Complementary" side of open drain differential clock output.
This open drain output needs an external resistor network..
"True" side of open drain differential clock output. This open
drain output needs an external resistor network..
Power supply, nominal 2.5V
3
IREFY
OUT
4
5
6
7
8
9
10
AGND
CLK_INT
CLK_INC
VDD2.5
GND
SMBCLK
SMBDAT
PWR
IN
IN
PWR
PWR
IN
I/O
11
OE
IN
12
13
SMB_A0
SMB_A1
IN
IN
14
BYPASS#/PLL
IN
15
VDD2.5
PWR
16
ODCLK_C3
OUT
17
ODCLK_T3
OUT
18
GND
PWR
19
ODCLK_C2
OUT
20
ODCLK_T2
IN
21
22
GND
VDD2.5
IN
PWR
23
ODCLK_C1
OUT
24
ODCLK_T1
OUT
25
GND
PWR
26
ODCLK_C0
OUT
27
ODCLK_T0
OUT
28
VDD2.5
PWR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9214YGLF-T | Rambus XDR Clock Generator |
| ICS9219 | Direct Rambus Clock Generator Lite |
| ICS9219YGLF-T | Direct Rambus Clock Generator Lite |
| ICS9248-171 | AMD - K7TM System Clock Chip |
| ICS9248YF-171-T | AMD - K7TM System Clock Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9214_07 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:RambusTM XDRTM Clock Generator |
| ICS9214DGLF | 功能描述:IC CLOCK GEN RAMBUS XDR 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS9214DGLFT | 功能描述:IC CLOCK GEN RAMBUS XDR 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS9214YGLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Rambus XDR Clock Generator |
| ICS9219 | 制造商:ICS 制造商全稱:ICS 功能描述:Direct Rambus Clock Generator Lite |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。