- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360781 > ICS91857 Value SSTL_2 Clock Driver (60MHz - 220MHz) PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS91857 |
| 英文描述： | Value SSTL_2 Clock Driver (60MHz - 220MHz) |
| 中文描述： | 價(jià)值SSTL_2時(shí)鐘驅(qū)動(dòng)器（60MHz時(shí)- 220MHz） |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大?。?/td> | 144K |
| 代理商： | ICS91857 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
2
ICS91857
0494C—08/15/05
Pin Descriptions
R
E
B
M
U
N
N
I
P
E
M
A
N
N
I
P
E
P
Y
T
N
O
I
T
P
I
R
C
S
E
D
,
2
,
4
,
1
,
3
,
1
,
3
,
1
,
2
,
D
D
V
R
W
P
.
3
0
4
3
R
t
I
R
D
D
o
D
p
u
r
V
V
5
6
y
p
y
p
u
u
s
s
r
w
o
P
w
o
P
.
H
M
0
D
r
,
2
8
,
2
,
4
,
1
,
4
,
,
,
3
,
4
D
N
G
R
W
P
d
n
u
o
r
G
6
1
D
D
V
A
R
W
P
.
3
3
R
H
D
M
D
0
o
4
p
u
t
V
I
R
5
D
D
,
p
r
V
u
s
r
6
.
n
e
w
y
p
o
r
o
p
u
g
o
n
r
w
o
P
o
n
A
A
.
0
s
7
1
,
3
1
,
2
4
,
3
,
1
,
2
D
N
G
A
W
P
u
g
,
4
3
,
4
2
,
4
,
,
,
4
,
,
,
2
,
2
,
2
,
2
)
0
(
T
K
L
C
T
O
.
p
o
r
p
l
e
r
e
f
k
c
o
C
"
e
u
r
"
,
)
C
K
L
C
T
U
O
.
p
o
r
p
l
e
f
s
k
c
o
"
e
m
e
m
o
C
"
4
1
C
N
I
K
L
C
N
I
t
p
n
k
c
o
e
c
n
e
"
e
m
e
m
o
C
"
3
1
T
N
I
K
L
C
N
I
t
p
n
k
c
o
e
c
n
e
"
e
u
r
"
3
3
C
T
U
O
_
B
F
T
U
O
t
c
e
w
a
b
e
b
d
e
e
n
m
t
p
o
r
e
r
s
T
d
e
K
L
c
e
C
e
d
,
s
a
p
o
y
c
n
k
e
c
u
a
q
b
d
e
e
e
e
F
m
"
e
e
h
.
C
N
b
d
e
e
F
e
e
m
b
d
e
e
F
o
z
o
c
e
m
e
m
o
o
c
n
y
s
r
m
e
m
h
c
w
s
B
F
o
e
u
r
"
s
e
h
e
u
r
"
n
y
s
C
"
o
C
"
d
t
u
.
h
a
s
s
e
I
"
a
"
2
3
T
T
U
O
_
B
F
T
U
O
t
.
N
r
L
s
e
h
I
B
L
P
c
w
s
o
l
n
t
c
e
w
r
e
a
b
e
h
d
b
e
e
n
m
t
p
o
g
k
c
a
b
e
n
m
s
e
d
o
n
m
i
o
r
e
r
s
T
e
e
i
o
,
p
C
N
I
K
d
e
K
L
s
e
T
n
c
e
C
e
d
N
I
K
k
c
a
b
L
C
h
w
d
,
s
a
,
p
C
h
w
e
F
n
o
z
p
o
y
c
n
n
k
e
k
c
u
c
n
a
q
a
F
d
t
u
o
n
s
a
h
n
g
p
e
.
h
o
L
d
6
3
T
N
I
B
F
N
I
d
.
o
s
a
h
e
p
5
3
C
N
I
B
F
N
I
L
L
P
l
n
r
e
h
.
e
e
"
7
3
#
D
P
N
I
t
p
n
S
O
M
C
V
L
.
w
o
D
r
w
o
P
This PLL Clock Buffer is designed for a V
DD
of 2.5V, an AV
DD
of 2.5V and differential data input and output levels.
ICS91857
is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten differential
pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT, FB_OUTC). The
clock outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT, FB_INC) the 2.5-
V LVCMOS input (PD#) and the Analog Power input (AV
DD
). When input (PD#) is low while power is applied, the receivers
are disabled, the PLL is turned off and the differential clock outputs are Tri-Stated. When AV
DD
is grounded, the PLL
is turned off and bypassed for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will
enter a low power mode. An input frequency detection circuit on the differential inputs, independent from the input
buffers, will detect the low frequency condition and perform the same low power features as when the (PD#) input
is low. When the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on,
the inputs and outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB_INT,
FB_INC) and the input clock pair (CLK_INC, CLK_INT).
The PLL in the
ICS91857
clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter output differential clocks (CLKT [0:9], CLKC [0:9]). The
ICS91857 is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
ICS91857
is characterized for operation from 0°C to 70°C and will meet JEDEC Standard 82-1 and 82-1A for Registered
DDR Clock Driver.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS91857YGLFT-LF-T | 68/MDR/RC/RA/RECP/SMC/4-40/8MIN |
| ICS91857YLLFT-LF-T | 68/MDR/RC/F SKT/BD MT/ST/M2.6/SCW/30MIN |
| ICS9212-13 | Direct Rambus⑩ Clock Generator |
| ICS9212yF-13LF | Direct Rambus⑩ Clock Generator |
| ICS9214 | Rambus XDR Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS91857AG | 功能描述:IC CLOCK DRIVER SSTL_2 48-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS91857AGLF | 功能描述:IC CLOCK DRIVER SSTL_2 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ICS91857AGLFT | 功能描述:IC CLOCK DRIVER SSTL_2 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ICS91857AGT | 功能描述:IC CLOCK DRIVER SSTL_2 48-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS91857YGLFT-LF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Value SSTL_2 Clock Driver (60MHz - 220MHz) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。