- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360778 > ICS9148BF-04 Frequency Generator & Integrated Buffers for PENTIUM/ProTM PDF資料下載
參數(shù)資料
| 型號： | ICS9148BF-04 |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大小： | 691K |
| 代理商： | ICS9148BF-04 |
10
ICS9148-02
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is
an asynchronous active low input. This signal is synchronized internal by the
ICS9148-02
prior to its control action of
powering down the clock synthesizer. Internal clocks will not be running after the device is put in power down state. When PD#
is active (low) all clocks are driven to a low state and held prior to turning off the VCOs and the Crystal oscillator. The power
on latency is guaranteed to be less than 3mS. The power down latency is less than three CPUCLK cycles. PCI_STOP# and
CPU_STOP# are dont care signals during the power down operations.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device).
2. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside the ICS9148.
3. The shaded sections on the VCO and the Crystal signals indicate an active clock is being generated.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9148yF-36 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148yF-46 | Pentium/ProTM System Clock Chip |
| ICS9148yF-60 | Pentium/ProTM System Clock Chip |
| ICS9148-26 | High-Performance Impact-X<TM> PAL(R) Circuits 24-PDIP 0 to 75 |
| ICS9148-32 | Pentium/ProTM System Clock Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9148B-F14 | 制造商:ICS 功能描述: 制造商:ICS 功能描述:Electronic Component |
| ICS9148BF-26 | 制造商:ICS 功能描述: 制造商:ICS 功能描述:ELECTRONIC COMPONENT 制造商:Integrated Device Technology Inc 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP |
| ICS9148BF-26T | 制造商:ICS 功能描述: 制造商:ICS 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP 制造商:Integrated Device Technology Inc 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP |
| ICS9148F01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9148F-02 | 功能描述:IC CLK SYNTHESIZER CHIP 48-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。