- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360778 > ICS9148-46 Replaced by TIBPAL20R8-7M : High-Performance Impact-X<TM> PAL(R) Circuits 24-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9148-46 |
| 英文描述： | Replaced by TIBPAL20R8-7M : High-Performance Impact-X<TM> PAL(R) Circuits 24-CFP -55 to 125 |
| 中文描述： | 奔騰/ ProTM系統(tǒng)時(shí)鐘芯片 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 691K |
| 代理商： | ICS9148-46 |
9
ICS9148-02
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the
ICS9148-02
. It is used to turn off the PCICLK (0:5) clocks for low power
operation. PCI_STOP# is synchronized by the
ICS9148-02
internally. The minimum that the PCICLK (0:5) clocks are enabled
(PCI_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with
a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one
PCICLK clock.
CPU_STOP# Timing Diagram
CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the
ICS9148-02
. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is
100 CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped
in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than
4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.
(Drawing shown on next page.)
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the
ICS9148-02
.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9148-47 | Replaced by TIBPAL20R8-7M : High-Performance Impact-X<TM> PAL(R) Circuits 24-CDIP -55 to 125 |
| ICS9148-53 | Frequency Generator & Integrated Buffers for Mother Boards |
| ICS9148-58 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-82 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-93 | High-Performance Impact<TM> PAL<R> Circuits 28-PLCC 0 to 75 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9148-47 | 制造商:ICS 制造商全稱:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148-53 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Mother Boards |
| ICS9148-58 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-60 | 制造商:ICS 制造商全稱:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148-75 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Mother Boards |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。