- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄239725 > ICS873990AY (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PQFP52 PDF資料下載
參數(shù)資料
| 型號： | ICS873990AY |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | XO, clock |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 158K |
| 代理商： | ICS873990AY |
873990AY
www.icst.com/products/hiperclocks.html
REV. B
JUNE 13, 2005
1
Integrated
Circuit
Systems, Inc.
ICS873990
LOW VOLTAGE, LVCMOS/
CRYSTAL-TO-LVPECL/ECL CLOCK GENERATOR
GENERAL DESCRIPTION
The ICS873990 is a low voltage, low skew, 3.3V
LVPECL/ECL Clock Generator and a member
of the HiPerClockS family of High Performance
Clock Solutions from ICS. The ICS873990 has
two selectable clock inputs. The XTAL1 and
XTAL2 are used to interface to a crystal and the TEST_CLK
pin can accept a LVCMOS or LVTTL input. This device has a
fully integrated PLL along with frequency configurable out-
puts. An external feedback input and output regenerates
clocks with “zero delay”.
The four independent banks of outputs each have their own
output dividers, which allow the device to generate a multi-
tude of different bank frequency ratios and output-to-input
frequency ratios. The output frequency range is 25MHz to
400MHz and the input frequency range is 6.25MHz to
125MHz. The PLL_SEL input can be used to bypass the PLL
for test and system debug purposes. In bypass mode, the
input clock is routed around the PLL and into the internal out-
put dividers.
The ICS873990 also has a SYNC output which can be used
for system synchronization purposes. It monitors Bank A and
Bank C outputs for coincident rising edges and signals a pulse
per the timing diagrams in this data sheet. This feature is used
primarily in applications where Bank A and Bank C are run-
ning at different frequencies, and is particularly useful when
they are running at non-integer multiples of each other.
Example Applications:
1. Line Card Multiplier: Multiply 19.44MHz from a back-plane
to 77.76MHz on the line card ASIC and Serdes.
2. Zero Delay Buffer: Fan out up to thirteen 100MHz copies
from a reference clock to multiple processing units on an
embedded system.
FEATURES
14 differential LVPECL outputs
Selectable crystal oscillator interface or TEST_CLK inputs
TEST_CLK accepts the following input levels:
LVCMOS, LVTTL
Output frequency: 400MHz (maximum)
Crystal input frequency range: 10MHz to 25MHz
VCO range: 200MHz to 800MHz
Output skew: 250ps (maximum)
Cycle-to-cyle jitter: ±50ps (typical)
LVPECL mode operating voltage supply range:
V
CC = 3.135V to 3.465V, VEE = 0V
ECL mode operating voltage supply range:
V
CC = 0V, VEE = -3.465V to -3.135V
0°C to 70°C ambient operating temperature
Industrial temperature available upon request
Lead-Free package fully RoHS compliant
HiPerClockS
ICS
PIN ASSIGNMENT
52-Lead LQFP
10mm x 10mm x 1.4mm package body
Y package
Top View
V
EE
MR
PLL_EN
REF_SEL
FSEL_FB2
FSEL_FB1
FSEL_FB0
TEST_CLK
X
TAL_IN
X
TAL_OUT
V
CC
EXT_FB
nEXT_FB
nQB3
QB3
VCCO
nQA0
QA0
nQA1
QA1
nQA2
QA2
nQA3
QA3
SYNC_SEL
VCO_SEL
40
41
42
43
44
45
46
47
48
49
50
51
52
1
2
3
4
5
6
7
8
9 10 11 12 13
26
25
24
23
22
21
20
19
18
17
16
15
14
39 38 37 36 35 34 33 32 31 30 29 28 27
QC1
nQC1
QC0
nQC0
VCCO
QD1
nQD1
QD0
nQD0
VCCO
QFB
nQFB
VCCA
FSEL0
QB2
nQB2
FSEL1
QB1
nQB1
FSEL2
QB0
nQB0
V
CCO
QC2
nQC2
FSEL3
ICS873990
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8761CYIT | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP64 |
| ICS90C65NLF | 80 MHz, VIDEO CLOCK GENERATOR, PDIP20 |
| ICS9112M-33LF | 106.25 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS9147F-22 | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148YF-82 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS873990AYLF | 功能描述:IC CLK GEN LV LVPECL/ECL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS873990AYLFT | 功能描述:IC CLK GEN LV LVPECL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS873991AY-147LF | 功能描述:IC CLK GEN LV ECL LVPECL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS873991AY-147LFT | 功能描述:IC CLK GEN LV ECL LVPECL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS873991AYLF | 功能描述:IC CLK GEN LV LVPECL/ECL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。