700MHZ, L
參數(shù)資料
型號(hào): ICS84330AV-02LF
廠(chǎng)商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 18/19頁(yè)
文件大?。?/td> 0K
描述: IC SYNTHESIZER 700MHZ 28-PLCC
標(biāo)準(zhǔn)包裝: 38
系列: HiPerClockS™
類(lèi)型: 頻率合成器
PLL:
輸入: LVCMOS,LVTTL,晶體
輸出: LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 700MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線(xiàn))
供應(yīng)商設(shè)備封裝: 28-PLCC(11.5x11.5)
包裝: 管件
其它名稱(chēng): 84330AV-02LF
84330AV-02
www.idt.com
REV. B JULY 25, 2010
8
ICS84330-02
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, terminat-
ing resistors (DC current path to ground) or current sources
must be used for functionality. These outputs are designed to
FIGURE 3B. LVPECL OUTPUT TERMINATION
FIGURE 3A. LVPECL OUTPUT TERMINATION
drive 50
Ω transmission lines. Matched impedance techniques
should be used to maximize operating frequency and minimize
signal distortion. Figures 3A and 3B show two different layouts
which are recommended only as guidelines. Other suitable clock
layouts may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR LVPECL OUTPUTS
APPLICATION INFORMATION
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS84330-02 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
CC and VCCA
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 2 illustrates how
a 10
Ω resistor along with a 10μF and a .01μF bypass
capacitor should be connected to each V
CCA pin.
FIGURE 2. POWER SUPPLY FILTERING
10
Ω
V
CCA
10
μF
.01
μF
3.3V
.01
μF
V
CC
POWER SUPPLY FILTERING TECHNIQUES
相關(guān)PDF資料
PDF描述
ICS84330CM-01LF IC FREQ SYNTHESIZER 28SOIC
ICS843321AGI-12LF IC SYNTHESIZER CLK SONET 8TSSOP
ICS843S1333DGLF IC CLK SYNTHESIZER 8TSSOP
ICS844003BG-01LF IC SYNTHESIZER 3LVDS 24-ETSSOP
ICS844008AKI-46LFT IC CLK GEN 8LVDS 32-VFQFPN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS84330AV-02LFT 功能描述:IC SYNTHESIZER 700MHZ 28-PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT
ICS84330AV-02T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS84330AY03 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS84330AY-03 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS84330AY-03LF 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER