500MH
參數(shù)資料
型號(hào): ICS8430AYI-61LF
廠(chǎng)商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 2/20頁(yè)
文件大?。?/td> 0K
描述: IC SYNTHESIZER LVPECL 32-LQFP
標(biāo)準(zhǔn)包裝: 1
系列: HiPerClockS™
類(lèi)型: 頻率合成器
PLL: 帶旁路
輸入: 晶體
輸出: LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 500MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 32-LQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱(chēng): 800-1924-6
8430AYI-61
www.icst.com/products/hiperclocks.html
REV. C JUNE 2, 2006
10
Integrated
Circuit
Systems, Inc.
ICS8430I-61
500MHZ, CRYSTAL-TO-3.3V, 2.5V DIFFERENTIAL
LVPECL FREQUENCY SYNTHESIZER
INPUTS:
CRYSTAL INPUT:
For applications not requiring the use of the crystal oscillator
input, both XTAL_IN and XTAL_OUT can be left floating.
Though not required, but for additional protection, a 1k
Ω
resistor can be tied from XTAL_IN to ground.
TEST_CLK INPUT:
For applications not requiring the use of the test clock, it can
be left floating. Though not required, but for additional
protection, a 1k
Ω resistor can be tied from the TEST_CLK to
ground.
LVCMOS CONTROL PINS:
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1k
Ω resistor can be used.
RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS
OUTPUTS:
TEST OUTPUT:
The unused TEST output can be left floating. There should
be no trace attached.
LVPECL OUTPUT
All unused LVPECL outputs can be left floating. We
recommend that there is no trace attached. Both sides of the
differential output pair should either be left floating or
terminated.
LVCMOS TO XTAL INTERFACE
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram
is shown in Figure 4. The XTAL_OUT pin can be left floating.
The input edge rate can be as slow as 10ns. For LVCMOS
inputs, it is recommended that the amplitude be reduced from
full swing to half swing in order to prevent signal interference
with the power rail and to reduce noise. This configuration
requires that the output impedance of the driver (Ro) plus the
FIGURE 4. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE
series resistance (Rs) equals the transmission line
impedance. In addition, matched termination at the crystal
input will attenuate the signal in half. This can be done in one
of two ways. First, R1 and R2 in parallel should equal the
transmission line impedance. For most 50
Ω applications, R1
and R2 can be 100
Ω. This can also be accomplished by
removing R1 and making R2 50
Ω.
R2
Zo = 50
VDD
Ro
Zo = Ro + Rs
R1
VDD
XTAL_IN
XTAL_OUT
.1uf
Rs
相關(guān)PDF資料
PDF描述
ICS8430S07AKILF IC CLK GENERATOR PLL 32VFQFN
ICS8430S10BYI-02LF IC CLK GENERATOR PLL 48TQFP
ICS84314AY-02LFT IC SYNTHESIZER 700MHZ 32-LQFP
ICS843156AKILF IC CLK GENERATOR 32VFQFP
ICS843156AKLF IC CLK GENERATOR 32VFQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS8430AYI-61LFT 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:* 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT
ICS8430AYI-61T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:500MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS8430BI-71L 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS8430BY-71 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS8430BY71L 制造商:ICS 制造商全稱(chēng):ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER