- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8982 > ICS843031AGLFT (IDT, Integrated Device Technology Inc)IC CLK GENERATOR LVPECL 8-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS843031AGLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 12/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GENERATOR LVPECL 8-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | HiPerClockS™, FemtoClock™ |
| 類型： | 時鐘/頻率合成器，時鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 350MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 843031AGLFT |
CS843031AG REVISION A OCTOBER 5, 2011
7
2011 Integrated Device Technology, Inc.
ICS843031 Data Sheet
FEMTOCLOCK
CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR
APPLICATION INFORMATION
Figure 1. CRYSTAL INPUt INTERFACE
CRYSTAL INPUT INTERFACE
The ICS843031 has been characterized with 18pF parallel
resonant crystals. The capacitor values, C1 and C2, shown in
Figure 1 below were determined using a 26.04167MHz, 18pF
parallel resonant crystal and were chosen to minimize the ppm
error. The optimum C1 and C2 values can be slightly adjusted
for different board layouts.
X1
18pF Parallel Cry stal
C1
12p
XTAL_OUT
XTAL_IN
C2
12p
TERMINATION FOR 3.3V LVPECL OUTPUT
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, termi-
nating resistors (DC current path to ground) or current sources
must be used for functionality. These outputs are designed to
FIGURE 2B. LVPECL OUTPUT TERMINATION
FIGURE 2A. LVPECL OUTPUT TERMINATION
drive 50
Ω transmission lines.Matched impedance techniques
should be used to maximize operating frequency and mini-
mize signal distortion.
Figures 2A and 2B show two different
layouts which are recommended only as guidelines. Other suit-
able clock layouts may exist and it would be recommended
that the board designers simulate to guarantee compatibility
across all printed circuit and clock component process varia-
tions.
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8701CYT | IC CLOCK GENERATOR 48-LQFP |
| AD5553CRMZ | IC DAC 14BIT SERIAL-IN 8-MSOP |
| ICS8701CYLFT | IC CLOCK GENERATOR 48-LQFP |
| AD5446YRMZ | IC DAC 14BIT MULTIPLYING 10-MSOP |
| ICS841654AGILFT | IC CLOCK GENERATOR 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843031AGT | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR |
| ICS843034 | 制造商:ICS 制造商全稱:ICS 功能描述:MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843034-01 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
| ICS843034A01 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AY | 制造商:ICS 制造商全稱:ICS 功能描述:MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。