- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2072 > ICS83PR226BKI-01LF (IDT, Integrated Device Technology Inc)IC SYNTHESIZER PROGR 10-VFQFPN PDF資料下載
參數(shù)資料
| 型號： | ICS83PR226BKI-01LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 8/23頁 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER PROGR 10-VFQFPN |
| 標(biāo)準(zhǔn)包裝： | 52 |
| 系列： | HiPerClockS™, FemtoClock™ |
| 類型： | 時鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 213.33MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-VQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 10-VFQFPN（5x7） |
| 包裝： | 托盤 |
| 其它名稱： | 83PR226BKI-01LF |
ICS83PR226BKI-01 REVISION B AUGUST 10, 2010
16
2010 Integrated Device Technology, Inc.
ICS83PR226I-01 Data Sheet
PROGRAMMABLE FEMTOCLOCK LVPECL OSCILLATOR REPLACEMENT
PCI Express Application Note
PCI Express jitter analysis methodology models the system
response to reference clock jitter. The block diagram below shows the
most frequently used Common Clock Architecture in which a copy of
the reference clock is provided to both ends of the PCI Express Link.
In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs
are modeled as well as the phase interpolator in the receiver. These
transfer functions are called H1, H2, and H3 respectively. The overall
system transfer function at the receiver is:
The jitter spectrum seen by the receiver is the result of applying this
system transfer function to the clock spectrum X(s) and is:
In order to generate time domain jitter numbers, an inverse Fourier
Transform is performed on X(s)*H3(s) * [H1(s) - H2(s)].
PCI Express Common Clock Architecture
For PCI Express Gen 1, one transfer function is defined and the
evaluation is performed over the entire spectrum: DC to Nyquist (e.g
for a 100MHz reference clock: 0Hz – 50MHz) and the jitter result is
reported in peak-peak.
PCIe Gen 1 Magnitude of Transfer Function
For PCI Express Gen 2, two transfer functions are defined with 2
evaluation ranges and the final jitter number is reported in rms. The
two evaluation ranges for PCI Express Gen 2 are 10kHz – 1.5MHz
(Low Band) and 1.5MHz – Nyquist (High Band). The plots show the
individual transfer functions as well as the overall transfer function Ht.
PCIe Gen 2A Magnitude of Transfer Function
PCIe Gen 2B Magnitude of Transfer Function
For a more thorough overview of PCI Express jitter analysis
methodology, please refer to IDT Application Note PCI Express
Reference Clock Requirements.
Ht s
()
H3 s
()
H1 s
() H2 s
()
–
[]
×
=
Ys
()
Xs
() H3 s
()
×
H1 s
() H2 s
()
–
[]
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS840001AK-34LF | IC FREQ SYNTHESIZER 16-VFQFPN |
| ICS840001AKI-34LFT | IC FREQ SYNTHESIZER 16-VFQFPN |
| ICS840001BGI-25LF | IC CLOCK GEN FIBRE CHAN 8-TSSOP |
| ICS840002AGI-01LFT | IC FREQ SYNTHESIZER 16-TSSOP |
| ICS840002AGILF | IC FREQ SYNTHESIZER 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83PR226BKI-01LFT | 功能描述:IC SYNTHESIZER PROGR 10-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS840001 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR |
| ICS840001-31 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL -TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
| ICS840001-32 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
| ICS840001-34 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。