參數(shù)資料
型號: ICS673M-01IT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 673 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝: 0.150 INCH, SOIC-16
文件頁數(shù): 1/9頁
文件大?。?/td> 225K
代理商: ICS673M-01IT
DATASHEET
PLL BUILDING BLOCK
ICS673-01
IDT / ICS PLL BUILDING BLOCK
1
ICS673-01
REV Q 071906
Description
The ICS673-01 is a low cost, high-performance Phase
Locked Loop (PLL) designed for clock synthesis and
synchronization. Included on the chip are the phase
detector, charge pump, Voltage Controlled Oscillator
(VCO), and two output buffers. One output buffer is a divide
by two of the other. Through the use of external reference
and VCO dividers (the ICS674-01), the user can customize
the clock to lock to a wide variety of input frequencies.
The ICS673-01 also has an output enable function that puts
both outputs into a high-impedance state. The chip also has
a power-down feature which turns off the entire device.
For applications that require low jitter or jitter attenuation,
see the MK2069.
Features
Packaged in 16-pin SOIC
Available in RoHS compliant package
Access to VCO input and feedback paths of PLL
Output operating range up to 120 MHz (5 V)
Able to lock MHz range outputs to kHz range inputs
through the use of external dividers
Output Enable tri-states outputs
Low skew output clocks
Power-down turns off chip
VCO predivide to feedback divider of 1 or 4
25 mA output drive capability at TTL levels
Advanced, low power, sub-micron CMOS process
Single supply +3.3 V (±5%) or +5 V (±10%) operating
voltage
Industrial and commercial temperature ranges
Forms a complete PLL, using the ICS674-01
For better jitter performance, use the MK1575
Block Diagram
REFIN
Phase/
Frequency
Detector
VCO
4
2
SEL
VCOIN
CHCP
UP
FBIN
DOWN
I
cp
I
cp
CLK2
VDD
MUX
1
0
External Feedback Divider
(such as the ICS674-01)
Clock Input
CAP
PD
(entire chip)
VDD
2
3
GND
CLK1
OE (both
outputs)
2
相關(guān)PDF資料
PDF描述
ICS552R-01I LOW SKEW CLOCK DRIVER, PDSO20
IDTQS74FCT2374CTSO FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
IDT74FCT828ATD FCT SERIES, 10-BIT DRIVER, INVERTED OUTPUT, CDIP24
IDT74FCT828ATL FCT SERIES, 10-BIT DRIVER, INVERTED OUTPUT, CQCC28
IDT74FCT3827P FCT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS673M-01LF 功能描述:IC PLL BUILDING BLOCK 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ICS673M-01LFT 功能描述:IC PLL BUILDING BLOCK 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS673M-01T 功能描述:IC PLL BUILDING BLOCK 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS674-01 制造商:ICS 制造商全稱:ICS 功能描述:User Configurable Divider
ICS674R-01 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG