- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > ICS570GI-01T (IDT, Integrated Device Technology Inc)IC MULTIPLIER/ZDB 8-MSOP PDF資料下載
參數(shù)資料
| 型號： | ICS570GI-01T |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MULTIPLIER/ZDB 8-MSOP |
| 產(chǎn)品變化通告： | Product Discontinuation 13/May/2009 |
| 標準包裝： | 2,500 |
| 類型： | 零延遲緩沖器，擴展頻譜時鐘發(fā)生器，零延遲緩沖器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 55MHz |
| 除法器/乘法器： | 無/是 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 570GI-01T |
ICS557-01
PCI-EXPRESS GEN1 CLOCK SOURCE
PCIE
IDT PCI-EXPRESS GEN1 CLOCK SOURCE
3
ICS557-01
REV P 072512
Applications Information
External Components
A minimum number of external components are required for
proper operation.
Decoupling Capacitors
Decoupling capacitors of 0.01
μF should be connected
between VDD and the ground plane (pin 4) as close to the
VDD pin as possible. Do not share ground vias between
components. Route power from power source through the
capacitor pad and then into IDT pin.
Crystal
A 25 MHz fundamental mode parallel resonant crystal with
CL = 16 pF should be used. This crystal must have less than
300 ppm of error across temperature in order for the
ICS557-01 to meet PCI Express specifications.
Crystal Capacitors
Crystal capacitors are connected from pins X1 to ground
and X2 to ground to optimize the accuracy of the output
frequency.
CL= Crystal’s load capacitance in pF
Crystal Capacitors (pF) = (CL- 8) * 2
For example, for a crystal with a 16 pF load cap, each
external crystal cap would be 16 pF. (16-8)*2=16.
Current Source (Iref) Reference Resistor - RR
If board target trace impedance (Z) is 50
Ω, then RR = 475Ω
(1%), providing IREF of 2.32 mA. The output current (IOH) is
equal to 6*IREF.
Output Termination
The PCI-Express differential clock outputs of the ICS557-01
are open source drivers and require an external series
resistor and a resistor to ground. These resistor values and
their allowable locations are shown in detail in the
PCI-Express Layout Guidelines section.
The ICS557-01can also be configured for LVDS compatible
voltage levels. See the LVDS Compatible Layout Guidelines
section
Output Structures
General PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
1. Each 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible.
2. No vias should be used between decoupling capacitor
and VDD pin.
3. The PCB trace to VDD pin should be kept as short as
possible, as should the PCB trace to the ground via.
Distance of the ferrite bead and bulk decoupling from the
device is less critical.
4. An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers (any ferrite beads and bulk decoupling capacitors can
be mounted on the back). Other signal traces should be
routed away from the ICS557-01.This includes signal traces
just underneath the device, or on layers adjacent to the
ground plane layer used by the device.
R
475
6*IREF
=2.3 mA
IREF
See Output Termination
Sections - Pages 3 ~ 5
W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS571MLFT | IC BUFFER ZD LOW PH/NOISE 8-SOIC |
| ICS601G-01LF | IC CLK MULTIPLIER 16-TSSOP |
| ICS601M-02ILFT | IC CLOCK MULTIPLIER 16-SOIC |
| ICS601R-25ILF | IC CLOCK MULTIPLIER 1:5 20-SSOP |
| ICS613MLF | IC CLOCK MULT LOW PHASE 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS570M | 制造商:ICS 制造商全稱:ICS 功能描述:Multiplier and Zero Delay Buffer |
| ICS570MI | 制造商:ICS 制造商全稱:ICS 功能描述:Multiplier and Zero Delay Buffer |
| ICS570MIT | 制造商:ICS 制造商全稱:ICS 功能描述:Multiplier and Zero Delay Buffer |
| ICS570MT | 制造商:ICS 制造商全稱:ICS 功能描述:Multiplier and Zero Delay Buffer |
| ICS571 | 制造商:ICS 制造商全稱:ICS 功能描述:Low Phase Noise Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。