參數(shù)資料
型號(hào): ICS548G-05
英文描述: PRELIMINARY INFORMATION MP3 Audio Clock
中文描述: 初步信息MP3音頻時(shí)鐘
文件頁(yè)數(shù): 2/4頁(yè)
文件大?。?/td> 67K
代理商: ICS548G-05
ICS548-05A
MP3 Audio Clock
MDS 548-05 AC
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA95126(408) 295-9800tel www.icst.com
2
Revision 032900
PRELIMINARY INFORMATION
Key: I = Input; O = output; P = power supply connection; XI, XO = crystal connections
The input pins S3:S0 lack pull-ups, so they cannot be left floating. Tie directly to VDD or GND. For a
clock input, connect the input to X1, and leave X2 unconnected (floating).
Pin Assignment
16
15
14
13
12
11
10
9
16 pin TSSOP
1
2
3
4
5
6
7
8
ICS548-05A
VDD
VDD
REFEN
GND
GND
X2
DC
REFOUT
X1/ICLK
S2
S3
S1
PDCLK
DC
CLK
S0
Pin Descriptions
Number
1
2, 3
4
5, 6
7
8
9
10, 15
11
12
13
14
16
Name
X1/ICLK
VDD
REFEN
GND
S3
S2
CLK
DC
PDCLK
S1
S0
REFOUT
X2
Type
XI
P
I
P
I
I
O
-
I
I
I
O
XO
Description
Crystal connection. Connect to a 3.6864 MHz crystal, or input clock.
Connect to +3.3V or +5V. All VDDs must be same.
Reference Clock Enable. See above table.
Connect to ground.
Frequency select pin 3. Determines clock outputs per table above.
Frequency select pin 2. Determines clock outputs per table above.
Audio clock output set by status of S0-S3. See table above.
Don't Connect. Do not connect anything to these pins.
Power Down Clock. See above table.
Frequency select pin 1. Determines clock outputs per table above.
Frequency select pin 0. Determines clock outputs per table above.
Buffered 3.6864 MHz oscillator output clock. Controlled by REFEN.
Crystal connection. Connect to a 3.6864 MHz crystal, or leave unconnected for clock.
Key:
0 = connect directly to GND
1 = connect directly to VDD
S3
S2
S1
S0
Input (MHz)
Pins 1, (16)
3.6864
3.6864
3.6864
3.6864
3.6864
Turns off PLL and stops CLK low
3.6864
3.6864
3.6864
3.6864
CLK (MHz)
Pin 9
2.8224
3.072
4.096
5.6448
6.144
Pin 7
0
0
1
1
1
1
1
1
1
1
Pin 8 Pin 12 Pin 13
0
1
0
1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0
1
0
1
0
1
0
1
0
1
8.192
11.2896
12.288
2.048
Output Clock Select Table
REFEN
Pin 4
0
0
1
1
PDCLK
Pin 11
0
1
0
1
Power Down Selection Mode
The entire chip is off.
PLL and CLK output run, REFOUT low.
REFOUT running, PLL off, CLK low.
All running.
Power Down Clock Select Table
相關(guān)PDF資料
PDF描述
ICS548G-05T PRELIMINARY INFORMATION MP3 Audio Clock
ICS548-03 Low Skew Clock Inverter and Divider
ICS548M-03 CAP 2200PF 50V CERAMIC MONO 5%
ICS548M-03T Low Skew Clock Inverter and Divider
ICS551 RES 3.92K-OHM 1% 0.1W 100PPM THICK-FILM SMD-0603 5K/REEL-7IN-PA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS548G-05I 功能描述:IC CLOCK MULT T1/E1 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類(lèi)型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱(chēng):23S08-5HPGG
ICS548G-05ILF 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK MULT T1/E1 16-TSSOP
ICS548G-05ILFT 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK MULT T1/E1 16-TSSOP
ICS548G-05IT 功能描述:IC CLOCK MULT T1/E1 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS548G-05LF 功能描述:IC CLOCK MULT T1/E1 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):NJW1504V-TE1-NDNJW1504V-TE1TR