- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9029 > ICS2059GI-02LFT (IDT, Integrated Device Technology Inc)IC CLK MULT/JITTER ATTEN 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS2059GI-02LFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CLK MULT/JITTER ATTEN 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 漂移衰減器，多路復(fù)用器 |
| PLL： | 是 |
| 輸入： | 時(shí)鐘，晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 27MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 2059GI-02LFT |
ICS2059-02
CLOCK MULTIPLIER AND JITTER ATTENUATOR
VCXO AND SYNTHESIZERS
IDT / ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR
5
ICS2059-02
REV E 051310
A “normalized” PLL loop bandwidth may be calculated
as follows:
The “normalized” bandwidth equation above does not
take into account the effects of damping factor or the
second pole. However, it does provide a useful
approximation of filter performance.
The loop damping factor is calculated as follows:
Where:
RS = Value of resistor in loop filter (Ohms)
ICP = Charge pump current (amps)
(refer to Charge Pump Current Table, below)
N = Crystal multiplier shown in the above
table
CS = Value of capacitor C1 in loop filter (Farads)
As a general rule, the following relationship should be
maintained between components C1 and C2 in the loop
filter:
Charge Pump Current Table
Special considerations must be made in choosing loop
components CS and CP. Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
trace (a
commonly used trace impedance), place a 33
resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
. (The optional series termination resistor
is not shown in the External Component Schematic.)
Decoupling Capacitors
As with any high-performance mixed-signal IC, the
ICS2059-02 must be isolated from system power
supply noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and the PCB ground plane. To
further guard against interfering system supply noise,
the ICS2059-02 should use one common connection to
the PCB power plane as shown in the diagram on the
next page. The ferrite bead and bulk capacitor help
reduce lower frequency noise in the supply that can
lead to output clock phase modulation.
NBW
RS ICP
×
575
×
N
-----------------------------------------
=
345
Damping Factor
RS
625
I
CP
×
CS
×
N
-------------------------------------------
×
=
375
CP
CS
20
------
=
RSET
Charge Pump Current
(ICP)
1.4 M
10
A
680 k
20
A
540 k
25
A
120 k
100
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-24L-MY-F1 | CONVERTER MOD DC/DC 28V 50W |
| M83723/95G1203N | CONN PLUG 3POS STRAIGHT W/SCKT |
| VI-24K-MY-F4 | CONVERTER MOD DC/DC 40V 50W |
| GTC06CF-24-80S | CONN PLUG 23POS STRAIGHT W/SCKT |
| VI-24K-MY-F3 | CONVERTER MOD DC/DC 40V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS2059GI-02T | 功能描述:IC CLK MULT/JITTER ATTEN 16TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS2101M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ICS2101N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ICS2102M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tone/Volume/Balance Control |
| ICS2115V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Waveform Generator/Support |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。