參數(shù)資料
型號: ICS1522M
英文描述: User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator
中文描述: 用戶可編程視頻時鐘發(fā)生器/線鎖定時鐘再生
文件頁數(shù): 13/13頁
文件大?。?/td> 366K
代理商: ICS1522M
13
ICS1522
24-Pin SOIC Package
ICS XXXX M
Example:
PackageType
M=SOIC
Device Type (consists of 3 or 4 digit numbers)
ICS=Standard Device
Prefix
Ordering Information
ICS1522M
Pixel-by-Pixel Adjustment of
Genlocking Phase
(ICS1522 Application)
To understand the operation of the pixel-by-pixel phase
adjust-ment feature, imagine that the modulus of the on-
chip divider is equivalent to the graphics system overall
divide.Also, imagine that the overflow of the internal
divider occurs at the same time as the overflow of the
graphics system line counter. Initial synchronization is
accomplished by switching from the external feedback
source (graphics system HSYNC) to the internal feedback.
Let us assume that we are now using the internal divider.
Now, imagine that the programmed value of the divider
(really a prescaler) is increased by one for a single pass-
through that prescaler (think of this as “swallowing” a
feedback pulse). We will lose exactly one CLK period of
phase in the feedback path. The VCO will speed up
momentarily to compensate for that, and re-lock the loop.
In doing so, the graphics system will receive exactly one
extra CLK cycle, advancing the phase of the graphics
system HSYNC by one CLK period relative to the reference
HSYNC. In a similar fashion, we can decrease the
programmed value of the prescaler (“adding” a pulse) to
retard the phase of the graphics system. Additionally, sub-
pixel phase adjustment is provided through varying the
voltage at the FINE input pin.
ICS reserves the right to make changes in the device data identified in this publication
without further notice. ICS advises its customers to obtain the latest version of all
device data to verify that any information being relied upon by the customer is current
and accurate.
相關PDF資料
PDF描述
ICS1523 High-Performance Programmable Line-Locked Clock Generator
ICS1523M High-Performance Programmable Line-Locked Clock Generator
ICS1524 Dual Output Phase Controlled SSTL-3/PECL Clock Generator
ICS1524M Dual Output Phase Controlled SSTL-3/PECL Clock Generator
ICS1524MT Dual Output Phase Controlled SSTL-3/PECL Clock Generator
相關代理商/技術參數(shù)
參數(shù)描述
ICS1523 制造商:ICS 制造商全稱:ICS 功能描述:High-Performance Programmable Line-Locked Clock Generator
ICS1523M 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS1523MLF 功能描述:IC SYNTHESIZER VIDEO CLK 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS1523MLFT 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS1523MT 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG