參數(shù)資料
型號(hào)： IBM25PPC750L-GB533DD2T
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 16/50頁(yè)
文件大?。?/td> 516K
代理商： IBM25PPC750L-GB533DD2T
Page 12
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
60x Bus Input AC Specifications
The following table provides the 60X bus input AC timing specifications for the 750 as defined in Figure 3 and
Figure 4. Input timing specifications for the L2 bus are provided in Section, “L2 Bus Input AC Specifications”
on page 18.
60X Bus Input Timing Specifications
1
See Table “Recommended Operating Conditions,” on page 7, for operating conditions.
Num
Characteristic
300,333, 366, 400, 466MHz
Unit
Notes
Minimum
Maximum
10a
Address/Data/Transfer Attribute Inputs Valid to SYSCLK (Input
Setup)
2.5
—
ns
2
10b
All Other Inputs Valid to SYSCLK (Input Setup)
2.5
—
ns
3
10c
Mode Select Input Setup to HRESET (DRTRY,TLBISYNC)
8
—
t
sysclk
4,5,6,7
11a
SYSCLK to Address/Data/Transfer Attribute Inputs Invalid (Input
Hold)
0.6
—
ns
2
11b
SYSCLK to All Other Inputs Invalid (Input Hold)
0.6
—
ns
3
11c
HRESET to mode select input hold (DRTRY, TLBISYNC)
0
—
ns
4,6,7
Note:
1. Input specifications are measured from the midpoint voltage (1.4V) of the signal in question to the midpoint voltage of the rising edge of the input
SYSCLK. Input and output timings are measured at the pin (see Figure 3
2. Address/Data Transfer Attribute inputs are composed of the following–A[0-31], AP[0-3], TT[0-4],TBST, TSIZ[0-2], GBL, DH[0-31), DL[0-31], DP[0-7].
3. All other signal inputs are composed of the following–TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, TBEN, QACK,
TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4).
5. t
, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK
to compute the actual time duration (in ns) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a
minimum of 255 bus clocks
after the
PLL re-lock time during the power-on reset sequence.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
IBM25C710AB3A100 Controller Miscellaneous - Datasheet Reference
IBM25CPC700BB3B66 Peripheral (Multifunction) Controller
IBM25CPC700BB3B83 Peripheral (Multifunction) Controller
IBM25CPC700CB3B66 Peripheral (Multifunction) Controller
IBM25CPC700CB3B83 Peripheral (Multifunction) Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC970FX6UB266RT 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB266RT Co-Processors
IBM25PPC970FX6UB267ET 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB267ET Co-Processors
IBM25PPC970FX6UB429RT 制造商:IBM Microelectronics 功能描述:MPU 970FX RISC 64BIT 90NM 1.5V 576CBGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB429RT Co-Processors
IBM25PPC970GX7TR01-ET 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.2GHZ POWER OPTIMIZED - Trays
IBM25PPC970GX7TR05-ET 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.4GHZ POWER OPTIMIZED - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*