參數(shù)資料
型號(hào)： IA6805E2PDW40IR0
廠商： Innovasic Semiconductor
文件頁數(shù)： 2/33頁
文件大小： 0K
描述： IC MCU 8BIT 5MHZ 40DIP
標(biāo)準(zhǔn)包裝： 250
芯體尺寸： 8-位
速度： 5MHz
外圍設(shè)備： POR
輸入/輸出數(shù)： 20
程序存儲(chǔ)器類型： 外部程序存儲(chǔ)器
RAM 容量： 128 x 8
電壓 - 電源 (Vcc/Vdd)： 4.5 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 40-DIP（0.600"，15.24mm）
包裝： 管件
IA6805E2
29 August 2007
Microprocessor Unit
As of Production Version 00
Copyright 2007
IA211081401-03
www.Innovasic.com
Customer Support:
Page 10 of 33
1-888-824-4184
I(Interrupt Mask Bit)
The interrupt mask bit indicates that both the external interrupt and the timer interrupt are
disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is
processed as soon as the interrupt bit is cleared.
H(Half Carry Bit)
The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an
ADD or ADC operation.
Resets:
The MPU can be reset by initial power up or by the external reset pin (reset_n).
POR(Power On Reset)
Power on reset occurs on initial power up. It is strictly for power initialization conditions
and should not be used to detect drops in the power supply voltage. There is a 1920 t
CYC
time out delay from the time the oscillator is detected. If the reset_n pin is still low at the
end of the delay, the MPU will remain in the reset state until the external pin goes high.
Reset_n
The reset_n pin is used to reset the MPU. The reset pin must stay low for a minimum of t
cyc
to guarantee a reset. The reset_n pin is provided with a Schmitt Trigger to improve noise
immunity capability.
Interrupts:
The MPU can be interrupted with the external interrupt pin (irq_n), the internal timer
interrupt request, or the software interrupt instruction. When any of these interrupts occur,
normal processing is suspended at the end of the current instruction execution. The
processor registers are saved on the stack (stacking order shown in Figure 7) and the
interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after
the RTI instruction causes the register contents to be recovered from the stack. When the
current instruction is completed, the processor checks all pending hardware interrupts and if
unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is
fetched and executed. Masked interrupts are latched for later interrupt service. External
interrupts hold higher priority than timer interrupts. At the end of an instruction execution,
if both an external interrupt and timer interrupt are pending, the external interrupt is
serviced first. The SWI gets executed with the same priority as any other instruction if the
hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing
flowchart.
相關(guān)PDF資料
PDF描述
VI-JNJ-IY-B1 CONVERTER MOD DC/DC 36V 50W
VI-JNH-IY-B1 CONVERTER MOD DC/DC 52V 50W
VI-JNF-IY-B1 CONVERTER MOD DC/DC 72V 50W
VI-JN4-IY-B1 CONVERTER MOD DC/DC 48V 50W
VI-JN3-IY-B1 CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IA6805E2-PDW40I-R-00 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Microprocessor Unit
IA6805E2-PLC44I 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Microprocessor Unit
IA6805E2-PLC44I-00 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Microprocessor Unit
IA6805E2PLC44IR0 功能描述:IC MCU 8BIT 5MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:- 標(biāo)準(zhǔn)包裝:27 系列:PIC® 16C 核心處理器:PIC 芯體尺寸:8-位 速度:10MHz 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):22 程序存儲(chǔ)器容量:14KB（8K x 14） 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:368 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 5x8b 振蕩器型:外部 工作溫度:-40°C ~ 125°C 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 包裝:管件
IA6805E2-PLC44I-R-00 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Microprocessor Unit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*