- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360678 > I74F776N (NXP SEMICONDUCTORS) Pi-bus transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | I74F776N |
| 廠(chǎng)商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | Pi-bus transceiver |
| 中文描述： | F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDIP28 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-28 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 108K |
| 代理商： | I74F776N |
Philips Semiconductors
Product specification
74F776
Pi–bus transceiver
2
December 19, 1990
853 1121 01321
FEATURES
Octal latched transceiver
Drives heavily loaded backplanes with equivalent load impedances
down to 10 ohms
High drive (100mA) open collector drivers on B port
Reduced voltage swing (1 volt) produces less noise and reduces
power consumption
High speed operation enhances performance of backplane buses
and facilitates incident wave switching
Compatible with Pi–bus and IEEE 896 Futurebus standards
Built–in precision band–gap reference provides accurate receiver
thresholds and improved noise immunity
Controlled output ramp and multiple GND pins minimize ground
bounce
Glitch–free power up/power down operation
Multiple package options
Industrial temperature range available (–40
°
C to +85
°
C)
DESCRIPTION
The 74F776 is an octal bidirectional latched transceiver and is
intended to provide the electrical interface to a high performance
wired–OR bus. The B port inverting drivers are low–capacitance open
collector with controlled ramp and are designed to sink 100mA from 2
volts. The B port inverting receivers have a 100 mV threshold region
and a 4ns glitch filter.
The 74F776 B port interfaces to ’Backplane Transceiver Logic’ (BTL).
BTL features a reduced (1V to 2V) voltage swing for lower power
consumption and a series diode on the drivers to reduce capacitive
loading. Incident wave switching is employed, therefore BTL
propagation delays are short. Although the voltage swing is less for
BTL, so is its receiver threshold, therefore noise margins are excellent.
BTL offers low power consumption, low ground bounce, EMI and
crosstalk, low capacitive loading, superior noise margin and low
propagation delays. This results in a high bandwidth, reliable
backplane.
The 74F776 A port has TTL 3–state drivers and TTL receivers with a
latch function. A separate high–level control voltage input (V
X
) is
provided to limit the A side output level to a given voltage level (such
as 3.3V). For 5.0V systems, V
X
is simply tied to V
CC
.
The 74F776 has a designed feature to control the B output transitions
during power sequencing. There are two possible sequencing, They
are as follows:
1.When LE = low and OEBn = low then the B outputs are disabled until
the LE circuitry takes control. Then the B outputs will follow the A inputs,
making a maximum of one transition during power–up (or down).
2. If LE = high or OEBn = high then the B outputs will be disabled during
power–up (or down).
TYPE
TYPICAL PROPAGA-
TION DELAY
TYPICAL SUPPLY
CURRENT( TOTAL)
74F776
6.5ns
80mA
ORDERING INFORMATION
ORDER CODE
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
INDUSTRIAL RANGE
V
CC
= 5V
±
10%, T
amb
= –40
°
C to +85
°
C
DESCRIPTION
PKG DWG #
28–pin plastic DIP (600 mil)
N74F776N
I74F776N
SOT117-2
28–pin PLCC
N74F776A
I74F776A
SOT261-2
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
A0 – A7
PNP latched inputs
3.5/0.117
70
μ
A/70
μ
A
100
μ
A/100
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
B0 – B7
Data inputs with threshold circuitry
5.0/0.167
OEA
A output enable input (active high)
1.0/0.033
OEB0, OEB1
B output enable inputs (active low)
1.0/0.033
LE
Latch enable input (active low)
1.0/0.033
A0 – A7
3–state outputs
150/40
3mA/24mA
B0 – B7
Open collector outputs
OC/166.7
OC/100mA
Notes to input and output loading and fan out table
One (1.0) FAST unit load is defined as: 20
μ
A in the high state and 0.6mA in the low state.
OC = Open collector.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| I74F777A | Triple bidirectional latched bus transceiver 3-State open collector |
| I74F777N | Triple bidirectional latched bus transceiver 3-State open collector |
| I74F86D-T | Quad 2-input Exclusive OR (XOR) Gate |
| 74F86DC | Quad 2-input Exclusive OR (XOR) Gate |
| 74F86SCX | Quad 2-input Exclusive OR (XOR) Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| I74F776N-B | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:8-Bit Inverting/Non-Inverting Bus Trasceiver |
| I74F777A | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Triple bidirectional latched bus transceiver 3-State open collector |
| I74F777AB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:1-Bit Bus Transceiver |
| I74F777N | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Triple bidirectional latched bus transceiver 3-State open collector |
| I74F777N-B | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:1-Bit Bus Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。