- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384475 > I5216 (WINBOND ELECTRONICS CORP) 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC PDF資料下載
參數(shù)資料
| 型號： | I5216 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | Codec |
| 英文描述： | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| 中文描述： | 8日至16一分鐘語音記錄/回放系統(tǒng)整合了codec |
| 文件頁數(shù)： | 45/83頁 |
| 文件大?。?/td> | 758K |
| 代理商： | I5216 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
I5216 SERIES
Advanced Information
PRELIMINARY
Publication Release Date: November 30, 2001
- 45
Revision A1
Notes:
1. Erase operations must be addressed on a Row boundary. The 5 LSB bits of the Low
Address Byte will be ignored.
2. I
2
C bus is released while erase proceeds. Other devices may use the bus until it is time
to execute the STOP command that causes the end of the Erase operation.
3. Host processor must count RAC cycles to determine where the chip is in the erase
process, one row per RAC cycle. RAC pulses LOW for 0.25 microsecond at the end of
each erased row. The erase of the “next” row begins with the rising edge of RAC. See
the Digital Erase RAC timing diagram on page 46.
4.
When the erase of the last desired row begins, the following STOP command (Command
Byte = 80 hex) must be issued. This command must be completely given, including
receiving the ACK from the Slave before the RAC pin goes HIGH .25 microseconds before
the end of the row
.
PIN DETAILS
DIGITAL I/O PINS:
SCL (SERIAL CLOCK LINE)
The Serial Clock Line is a bi-directional clock line. It is an open-drain line requiring a pull-up resistor to
Vcc. It is driven by the "master" chips in a system and controls the timing of the data exchanged over
the Serial Data Line.
SDA (SERIAL DATA LINE)
The Serial Data Line carries the data between devices on the I
2
C interface. Data must be valid on this
line when the SCL is HIGH. State changes can only take place when the SCL is LOW. This is a bi-
directional line requiring a pull-up resistor to Vcc.
RAC (ROW ADDRESS CLOCK)
RAC is an open drain output pin that normally marks the end of a row. At the 8 kHz sample frequency
the duration of this period is 256 ms. there are 1888 pages of memory in the Winbond I5216 device.
RAC stays HIGH for 248 ms and goes LOW for the remaining 8 ms before it reaches the end of the
page.
1 ROW
RAC Waveform
During 8 KHz Operation
256 msec
T
RAC
8 msec
T
RACLO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| I5216E | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216ED | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216EI | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216P | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216S | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| I5216E | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216ED | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216EI | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I5216S | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。