- 您現在的位置：買賣IC網 > PDF目錄370810 > HYS72V32301GR-7-C2 (INFINEON TECHNOLOGIES AG) PC133 Registered SDRAM-Modules PDF資料下載
參數資料
| 型號： | HYS72V32301GR-7-C2 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | PC133 Registered SDRAM-Modules |
| 中文描述： | PC133的SDRAM的注冊模塊 |
| 文件頁數： | 20/22頁 |
| 文件大?。?/td> | 593K |
| 代理商： | HYS72V32301GR-7-C2 |
HYS 72Vxx3xxGR
PC133 Registered SDRAM-Modules
INFINEON Technologies
20
2002-07-18
Functional Description
All these PC133 168-pin Registered DIMMs conform to a compatible set of timing and operation
characteristics intended to comply with the 133 MHz standards. The Registered DIMMs achieve
high speed data transfer rate up to 133 MHz, when in “registered mode”. The “registered mode” is
achieved when the REGE input signal is in “high” state or the pin is not connected. Operation in
“buffered mode” (REGE = “l(fā)ow”) needs careful system design to compensate all input signals for the
extra delay time of the register components when in “buffered mode”. “Buffered mode” is limited to
66 Mhz maximum operation frequency.
Registered Mode
:
All control and address signals are synchronized with the positive edge of externally supplied clocks
and are registered on-DIMM and hence delayed by one clock cycle in arriving at the SDRAM
devices. The use of the on-board register reduces the capacitive loading of the DIMM on input
control and address signals. The SDRAM device data lines(DQ) are connected directly to the DIMM
tabs through 10 Ohm series resistors. All the following timing diagrams and explanations show
DIMM operation at the tabs, not SDRAM operation.
The picture below depicts an overview of the effect of the Registered Mode on the data outputs
(DQs) for a Read operation. Without the registers, the data is delayed according to the device CAS
latency, in the case two clocks. With the register, the data is delayed according to the device CAS
latency plus an additional clock cycle. This is known as the DIMM CAS latency, and in this example
is four three. The data path can be thought of as a pipeline in which the register effectively lengthens
the pipe by one clock cycle.
In case of a Burst Write Command the data-in is delayed one clock due the op-DIMM pipeline
register also. Therefore, data for the first Burst Write cycle must be applied on the DQ pins on the
next clock cycle after the Write command is issued. the remaining data inputs must be supplied on
SPT03968
CLK
Read A
T0
T1
T2
T3
T4
T5
T6
Command
DOUT A0
DOUT A1 DOUT A2 DOUT A3
NOP
NOP
NOP
NOP
NOP
CAS latency = 2
, DQ’s
CK2
t
Registered DIMM Burst Read Operation (BL = 4)
Device
NOP
DOUT A1
DOUT A0
DOUT A2 DOUT A3
CAS latency = 3
, DQ
’
s
CK3
DIMM
t
One Clock
Added for on-DIMM pipeline register
Reg-DIMM Latency = 1
相關PDF資料 |
PDF描述 |
|---|---|
| HYS72V1283201GR-7-D | PC133 Registered SDRAM-Modules |
| HYS72V2563201GR-75-A | PC133 Registered SDRAM-Modules |
| HYS72V4200GU-8 | 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module |
| HYS64V4200GU-10 | 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module |
| HYS72V4200GU-10 | 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYS72V32301GR-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|32MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V32501GR-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|32MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V32600GR-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|32MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V32600GR-7.5-C2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256MB (32Mx72) PC133 (3-3-3) 1-bank? |
| HYS72V4000GU-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。