- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370810 > HYS72V16220GU-8 (SIEMENS A G) 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module PDF資料下載
參數(shù)資料
| 型號： | HYS72V16220GU-8 |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| 中文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 |
| 封裝： | DIMM-168 |
| 文件頁數(shù)： | 13/17頁 |
| 文件大小： | 84K |
| 代理商： | HYS72V16220GU-8 |
HYS 64(72)V8200/16220GU-8/-10
SDRAM Modules
Semiconductor Group
13
1998-08-01
15
Minimum clock
delay for back-to-
back random
column address
t
CCD
= 1
CLK
01
01
01
01
01
01
16
Burst Length
supported
1, 2, 4, 8 &
full page
8F
8F
8F
8F
8F
8F
17
Number of SDRAM
banks
4
04
04
04
04
04
04
18
Supported CAS
Latencies
CAS
latency =
2 & 3
06
06
06
06
06
06
19
CS Latencies
CS
latency = 0
01
01
01
01
01
01
20
WE Latencies
Write
latency = 0
01
01
01
01
01
01
21
SDRAM DIMM
module attributes
non
buffered/
non reg.
V
CC
tol
±
10%
00
00
00
00
00
00
22
SDRAM Device
Attributes: General
06
06
06
06
06
06
23
Min. Clock Cycle
Time at CAS
Latency = 2
10.0/12.0
ns
A0
C0
A0
A0
C0
A0
24
Max. data access
time from Clock for
CL = 2
6.0/7.0 ns
60
70
60
60
60
60
25
Minimum Clock
Cycle Time at
CL = 1
not
supported
FF
FF
FF
FF
FF
FF
26
Maximum Data
Access Time from
Clock at CL = 1
not
supported
FF
FF
FF
FF
FF
FF
27
Minimum Row
Precharge Time
20/30 ns
14
1E
14
14
1E
14
28
Minimum Row
Active to Row
Active delay
t
RRD
16/20 ns
10
14
10
10
14
10
SPD-Table for PC100 Modules
(cont’d)
Byte# Description
SPD
Entry
Value
Hex
16M
×
64
-8
8M
×
64
-8
8M
×
64
-8B
8M
×
72
-8
16M
×
64
-8B
16M
×
72
-8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72V8200GU-8 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V8200GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V16220GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS64-74V8200GU | Network Cable Assembly; Connector Type A:T568A/B Modular Plug; Connector Type B:T568A/B Modular Plug; Cable Length:10ft; Approval Categories:Augmented Category 6 standards; cord color per TIA/EIA-606 standard RoHS Compliant: Yes |
| HYS72V32300GR-75-C2 | PC133 Registered SDRAM-Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72V16300GR | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules |
| HYS72V16300GR-7.5-C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|16MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V16300GR-7.5-E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HYS72V16300GR-75-C | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules |
| HYS72V16300GR-75-E | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。