- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370804 > HYS72V16200GU-8B (SIEMENS A G) 3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules PDF資料下載
參數(shù)資料
| 型號： | HYS72V16200GU-8B |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules |
| 中文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 |
| 封裝： | DIMM-168 |
| 文件頁數(shù)： | 11/17頁 |
| 文件大小： | 84K |
| 代理商： | HYS72V16200GU-8B |
HYS 64(72)V16200/3222(0)0/64220GU
SDRAM Modules
Semiconductor Group
11
1998-08-01
Notes
1.
An initial pause of 100
μ
s is required after power-up, then a Precharge All Banks command
must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set
Operation can begin.
AC timing tests have
V
IL
= 0.4 V and
V
IH
= 2.4 V with the timing referenced to the 1.4 V
crossover point. The transition time is measured between
V
IH
and
V
IL
. All AC measurements
assume
t
T
= 1 ns with the AC output load circuit show. Specified
t
AC
and
t
OH
parameters are
measured with a 50 pF only, without any resisitve termination and with a input signal of 1 V/ns
edge rate between 0.8 V and 2.0 V.
2.
3.
4.
5.
6.
If clock rising time is longer than 1 ns, a time (
t
T
/2 – 0.5) ns has to be added to this parameter.
Rated at 1.5 V
If
t
T
is longer than 1 ns, a time (
t
T
– 1) ns has to be added to this parameter.
Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh
commands must be given to “wake-up” the device.
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after
CKE returns high. Self Refresh Exit is not complete until a time period equal to
t
RC
is satisfied
once the Self Refresh Exit command is registered.
Referenced to the time which the output achieves the open circuit condition, not to output
voltage levels.
7.
8.
SPT03404
CLOCK
2.4 V
0.4 V
INPUT
HOLD
t
SETUP
t
t
T
OUTPUT
1.4 V
t
LZ
AC
t
t
AC
OH
t
HZ
t
1.4 V
CL
t
CH
t
50 pF
I/O
Measurement conditions for
t
AC
and
t
OH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72V32200GU-8 | 3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules |
| HYS6472V16200GU | Network Cable Assembly; Connector Type A:T568A/B Modular Plug; Connector Type B:T568A/B Modular Plug; Cable Length:15ft; Approval Categories:Augmented Category 6 standards; cord color per TIA/EIA-606 standard RoHS Compliant: Yes |
| HYS64V32220GDL-7-D | ?256MB PC133 (2-2-2) 2-bank? |
| HYS64V32220GDL | 144 pin SO-DIMM SDRAM Modules |
| HYS64V32220GDL-7 | 144 pin SO-DIMM SDRAM Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72V16201GR-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HYS72V16201GR-8-C2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|16MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V16220GU-10 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V16220GU-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V16300GR | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。