- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385434 > HYS72T128001HR-5-A (QIMONDA AG) 240-Pin Registered DDR SDRAM Modules PDF資料下載
參數(shù)資料
| 型號： | HYS72T128001HR-5-A |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 240-Pin Registered DDR SDRAM Modules |
| 中文描述： | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封裝： | GREEN, DIMM-240 |
| 文件頁數(shù)： | 4/40頁 |
| 文件大?。?/td> | 1050K |
| 代理商： | HYS72T128001HR-5-A |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Internet Data Sheet
Rev. 1.4, 2007-02
03062006-GD6J-14FP
4
HYS72T[128/256]00xHR–[3S/3.7/5]–A
Registered DDR2 SDRAM Modules
1.2
Description
The Qimonda HYS72T[128/256]00xHR–[3S/3.7/5]–A module
family are Registered DIMM modules with 30,0 mm height
based on DDR2 technology. DIMMs are available as ECC
modules in 128M
×
72 (1 GByte) and 256M
×
72 (2 GByte)
organization and density, intended for mounting into 240-Pin
connector sockets.
The memory array is designed with 1-Gbit Double-Data-Rate-
Two (DDR2) Synchronous DRAMs. All control and address
signals are re-driven on the DIMM using register devices and
a PLL for the clock distribution. This reduces capacitive
loading to the system bus, but adds one cycle to the SDRAM
timing. Decoupling capacitors are mounted on the PCB
board. The DIMMs feature serial presence detect based on a
serial E
2
PROM device using the 2-pin I
2
C protocol. The first
128 bytes are programmed with configuration data and the
second 128 bytes are available to the customer.
TABLE 2
Ordering Information for RoHS Compliant Products
TABLE 3
Address Format
Product Type
1)
1) All Product Types end with a place code, designating the silicon die revision. Example: HYS72T256000HR–3.7–A, indicating Rev. “A” dies
are used for DDR2 SDRAM components. For all Qimonda DDR2 module and component nomenclature see
Chapter 6
of this data sheet.
2) The Compliance Code is printed on the module label and describes the speed grade, for example “PC2–4200R–444–11–H0”, where
4200R means Registered DIMM modules with 4.26 GB/sec Module Bandwidth and “444-11” means Column Address Strobe (CAS)
latency = 4, Row Column Delay (RCD) latency = 4 and Row Precharge (RP) latency = 4 using the latest JEDEC SPD Revision 1.1 and
produced on the Raw Card “F”
Compliance Code
2)
Description
SDRAM Technology
PC2–5300
HYS72T256000HR–3S–A
PC2–4200
HYS72T256000HR–3.7–A
PC2–3200
HYS72T128001HR–5–A
HYS72T256000HR–5–A
2GB 1Rx4 PC2–5300R–444–11–H0
1 Rank, ECC
1 Gbit (
×
4)
2GB 1Rx4 PC2–4200R–444–11–H0
1 Rank, ECC
1 Gbit (
×
4)
1GB 1Rx8 PC2–3200R–333–12–F0
2GB 1Rx4 PC2–3200R–333–11–H0
1 Rank, ECC
1 Rank, ECC
1 Gbit (
×
8)
1 Gbit (
×
4)
DIMM
Density
Module
Organization
Memory
Ranks
ECC/
Non-ECC
# of SDRAMs # of row/bank/column
bits
Raw
Card
1 GB
2 GB
128M
×
72
256M
×
72
1
1
ECC
ECC
9
18
14/3/11
14/3/11
A-F
C-H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72T256000HR | 240-Pin Registered DDR SDRAM Modules |
| HYS72T256000HR-3.7-A | 240-Pin Registered DDR SDRAM Modules |
| HYS72T256000HR-3S-A | 240-Pin Registered DDR SDRAM Modules |
| HYS72T256000HR-5-A | 240-Pin Registered DDR SDRAM Modules |
| HYS72T128020EU-2.5-B2 | 240-Pin unbuffered DDR2 SDRAM Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72T128020EU-2.5-B2 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS72T128020EU-25F-B2 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS72T128020EU-3.7-B2 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS72T128020EU-3-B2 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS72T128020EU-3S-B2 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。