- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370809 > HYS64T128020GU-5-A (INFINEON TECHNOLOGIES AG) CAPACITOR-CERAMIC PDF資料下載
參數(shù)資料
| 型號(hào)： | HYS64T128020GU-5-A |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | CAPACITOR-CERAMIC |
| 中文描述： | 240針無(wú)緩沖DDR2 SDRAM內(nèi)存模塊 |
| 文件頁(yè)數(shù)： | 24/67頁(yè) |
| 文件大?。?/td> | 1527K |
| 代理商： | HYS64T128020GU-5-A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)
HYS[64T[3200/6400/12802]0/72T[6400/12802]0][G/H]U–[3.7/5]–A
512 Mbit DDR2 SDRAM
I
DD
Specifications and Conditions
Data Sheet
24
Rev. 0.87, 2004-06
09122003-GZEK-H4J6
4
I
DD
Specifications and Conditions
Table 16
Parameter
Operating Current 0
One bank Active - Precharge;
t
CK
=
t
CKmin.
,
t
RC
=
t
RCmin
.,
t
RAS
=
t
RASmin.
, CKE is HIGH, CS is high between
valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING
.
Operating Current 1
One bank Active - Read - Precharge;
I
OUT
= 0 mA, BL = 4,
t
CK
=
t
CKmin.
,
t
RC
=
t
RCmin
.,
t
RAS
=
t
RASmin.
,
t
RCD
=
t
RCDmin.
,AL = 0, CL = CL
min
.; CKE is HIGH, CS is high between valid commands. Address and
control inputs are SWITCHING, Databus inputs are SWITCHING.
Precharge Power-Down Current
Other control and address inputs are STABLE, Data bus inputs are FLOATING
.
Precharge Standby Current
All banks idle; CS is HIGH; CKE is HIGH;
t
CK
=
t
CKmin.
; Other control and address inputs are
SWITCHING, Data bus inputs are SWITCHING.
Precharge Quiet Standby Current
All banks idle; CS is HIGH; CKE is HIGH;
t
CK
=
t
CKmin.
; Other control and address inputs are STABLE,
Data bus inputs are FLOATING.
Active Power-Down Current
All banks open;
t
CK
=
t
CKmin.
, CKE is LOW; Other control and address inputs are STABLE, Data bus
inputs are FLOATING. MRS A12 bit is set to “0” (Fast Power-down Exit);
Active Power-Down Current
All banks open;
tCK
=
t
CKmin.
, CKE is LOW; Other control and address inputs are STABLE, Data bus
inputs are FLOATING. MRS A12 bit is set to “1” (Slow Power-down Exit);
Active Standby Current
Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL
min.
;
t
CK
=
t
CKmin
.;
t
RAS
=
t
RASmax.
,
t
RP
=
t
RPmin.
; CKE is HIGH, CS is high between valid commands. Address inputs are
SWITCHING; Data Bus inputs are SWITCHING;
I
OUT
= 0 mA.
Operating Current
Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL
min.
;
t
CK
=
t
CKmin.
;
t
RAS
=
t
RASmax.
,
t
RP
=
t
RPmin.
; CKE is HIGH, CS is high between valid commands. Address inputs are
SWITCHING; Data Bus inputs are SWITCHING;
I
OUT
= 0 mA.
Operating Current
Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL
min.
;
t
CK
=
t
CKmin.
;
t
RAS
=
t
RASmax.
,
t
RP
=
t
RPmin.
; CKE is HIGH, CS is high between valid commands. Address inputs are
SWITCHING; Data Bus inputs are SWITCHING;
Burst Refresh Current
t
CK
=
t
CKmin
., Refresh command every
t
RFC
=
t
RFCmin.
interval, CKE is HIGH, CS is HIGH between valid
commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.
Distributed Refresh Current
t
CK
=
t
CKmin.
, Refresh command every
t
RFC
=
t
REFI
interval, CKE is LOW and CS is HIGH between valid
commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.
I
DD
Measurement Conditions
1)2)
Symbol
I
DD0
I
DD1
I
DD2P
I
DD2N
I
DD2Q
I
DD3P(0)
I
DD3P(1)
I
DD3N
I
DD4R
I
DD4W
I
DD5B
I
DD5D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72T64000GU-5-A | 240-Pin Unbuffered DDR2 SDRAM Modules |
| HYS64T64000GU-5-A | 240-Pin Unbuffered DDR2 SDRAM Modules |
| HYS72T128020HR-37-A | DDR2 Registered Memory Modules |
| HYS72T64000HR-37-A | DDR2 Registered Memory Modules |
| HYS72T128020HR-5-A | DDR2 Registered Memory Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS64T128020HU | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS64T128020HU-2.5-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS64T128020HU-25F-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
| HYS64T128020HU-3.7-A | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Unbuffered DDR2 SDRAM Modules |
| HYS64T128020HU-3.7-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin unbuffered DDR2 SDRAM Modules |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。