參數(shù)資料
型號(hào): HYS64D16301GU5C
廠商: INFINEON TECHNOLOGIES AG
英文描述: 184-Pin Unbuffered Double Data Rate SDRAM
中文描述: 184引腳緩沖雙數(shù)據(jù)速率SDRAM
文件頁(yè)數(shù): 8/42頁(yè)
文件大?。?/td> 976K
代理商: HYS64D16301GU5C
HYS[64/72]D[16/32/64][300/301/320][G/H]U–[5/6]–C
Unbuffered DDR SDRAM Modules
Pin Configuration
Data Sheet
8
Rev. 1.0, 2004-03
2
Pin Configuration
The pin configuration of the Unbuffered DDR SDRAM
DIMM is listed by function in
Table 3
(184 pins). The
abbreviations used in columns Pin and Buffer Type are
explained in
Table 4
and
Table 5
respectively. The pin
numbering is depicted in
Figure 1
.
Table 3
Pin# Name
Pin Configuration of UDIMM
Pin
Type
Type
Clock Signals
137
CK0
I
NC
NC
16
CK1
I
76
CK2
I
Buffer
Function
SSTL
SSTL
SSTL
Clock Signals 2:0
Note:For
loading see block
diagram, CK0 is
NC on 1R
×
16
Complement Clock
Signals 2:0
Note:For
loading see block
diagram, CK0 is
NC on 1R
×
16
Clock Enable Rank 0
Clock Enable Rank 1
Note:2-rank module
Note:1-rank module
clock
net
138
CK0
NC
CK1
CK2
I
NC
I
I
SSTL
SSTL
SSTL
clock
net
17
75
21
111
CKE0
CKE1
I
I
SSTL
SSTL
NC
NC
Control Signals
157
S0
158
S1
I
I
SSTL
SSTL
Chip Select Rank 0
Chip Select Rank 1
Note:2-rank module
Note:1-rank module
Row Address Strobe
Column Address
Strobe
Write Enable
NC
RAS
CAS
NC
I
I
SSTL
SSTL
154
65
63
Address Signals
59
BA0
52
BA1
48
A0
43
A1
41
A2
130
A3
37
A4
32
A5
125
A6
29
A7
WE
I
SSTL
I
I
I
I
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Bank Address Bus
2:0
Address Bus 11:0
122
27
141
A8
A9
A10
AP
A11
A12
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Address Bus 11:0
118
115
Address Signal 12
Note:Module based on
256 Mbit or larger
dies
Note:128 Mbit
module
Address Signal 13
Note:1 Gbit
module
Note:Module based on
512 Mbit
smaller dies
NC
NC
based
167
A13
I
SSTL
based
NC
NC
or
Data Signals
2
DQ0
4
DQ1
6
DQ2
8
DQ3
94
DQ4
95
DQ5
98
DQ6
99
DQ7
12
DQ8
13
DQ9
19
DQ10
20
DQ11
105
DQ12
106
DQ13
109
DQ14
110
DQ15
23
DQ16
24
DQ17
28
DQ18
31
DQ19
114
DQ20
117
DQ21
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Data Bus 63:0
Table 3
Pin# Name
Pin Configuration of UDIMM
(cont’d)
Pin
Type
Type
Buffer
Function
相關(guān)PDF資料
PDF描述
HYS64D32300GU-6-B 184-Pin Unbuffered Dual-In-Line Memory Modules
HYS72D32300GU-6-B 184-Pin Unbuffered Dual-In-Line Memory Modules
HYS64D64320GU-6-B 184-Pin Unbuffered Dual-In-Line Memory Modules
HYS72D64320GU-6-B 184-Pin Unbuffered Dual-In-Line Memory Modules
HYS72D64500GR-7F-B Registered DDR SDRAM-Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS64D16301GU-5-C 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Double Data Rate SDRAM
HYS64D16301GU-6-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules
HYS64D16301GU-6-C 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Double Data Rate SDRAM
HYS64D16301GU-7-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules
HYS64D16301GU-8-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules