
HYB/E 25L128160AC
128-MBit Mobile-RAM
INFINEON Technologies
19
12/01
Notes
1. For proper power-up see the operation section of this data sheet.
2. AC timing tests are referenced to the 0.9 V crossover point for VDDQ = 1.8 V components. The
transition time is measured between
V
IH
and
V
IL
. All AC measurements assume
t
T
= 1 ns with the
AC output load circuit (details will be defined later). Specified
t
AC
and
t
OH
parameters are
measured with a 30 pF only, without any resistive termination and with a input signal of 1V / ns
edge rate.
3. If clock rising time is longer than 1 ns, a time (
t
T
/2 - 0.5) ns has to be added to this parameter.
4. If
t
T
is longer than 1 ns, a time (
t
T
- 1) ns has to be added to this parameter.
5. These parameter account for the number of clock cycle and depend on the operating frequency
of the clock, as follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole
number)
6. Access time from clock tac is 4.6 ns for PC133 components with no termination and 0 pF load,
Data out hold time toh is 1.8 ns for PC133 components with no termination and 0 pF load.
7. The write recovery time of twr = 14 ns cycles allows the use of one clock cycle for the write
recovery time when the memory operation frequency is equal or less than 72MHz. For all
memory operation frequencies higher than 72MHz two clock cycles for twr are mandatory.
INFINEON recommends to use two clock cylces for the write recovery time in all applications.
30 pF
I/O
Measurement conditions for
t
AC
and
t
OH