- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367357 > HYB25D256400AT-7 ?256Mbit (64Mx4) DDR266A (2-3-3)? PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB25D256400AT-7 |
| 英文描述： | ?256Mbit (64Mx4) DDR266A (2-3-3)? |
| 中文描述： | ？的256Mbit（64Mx4）DDR266A（2-3-3）？ |
| 文件頁(yè)數(shù)： | 18/76頁(yè) |
| 文件大?。?/td> | 1218K |
| 代理商： | HYB25D256400AT-7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Page 18 of 76
2002-05-06
Operations
Bank/Row Activation
Before any Read or
W
rite commands can be issued to a bank within the DDR SDRAM, a row in that bank
must be “opened” (activated). This is accomplished via the Active command and addresses A0-A11, BA0 and
BA1 (see Activating a Specific Row in a Specific Bank), which decode and select both the bank and the row
to be activated. After opening a row (issuing an Active command), a Read or
W
rite command may be issued
to that row, sub
j
ect to the t
RCD
specification. A subsequent Active command to a different row in the same
bank can only be issued after the previous active row has been “closed” (precharged). The minimum time
interval between successive Active commands to the same bank is defined by t
RC
. A subsequent Active com-
mand to another bank can be issued while the first bank is being accessed, which results in a reduction of
total row-access overhead. The minimum time interval between successive Active commands to different
banks is defined by t
RRD
.
Activating a Specific Row in a Specific Bank
RA
BA
H
I
GH
RA = row address.
BA = bank address.
CK
CK
CK
E
CS
RAS
CAS
WE
A0-A11
BA0, BA1
Don’t Care
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D256400AT-7.5 | DDR Synchronous DRAM |
| HYB25D256400AT-8 | ?256Mbit (64Mx4) DDR 200 (2-2-2) End-of-Life? |
| HYB25D256400BC-7 | ?256Mb (64Mx4) FBGA DDR266A (2-3-3)? |
| HYB25D256400BT-6 | ?256Mbit (64Mx4) DDR333 (2.5-3-3)? |
| HYB25D256400BT-7 | ?256Mbit (64Mx4) DDR266A (2-3-3)? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D256400AT-7.5 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DDR Synchronous DRAM |
| HYB25D256400AT-8 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?256Mbit (64Mx4) DDR 200 (2-2-2) End-of-Life? |
| HYB25D256400B | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256400BC-5 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256400BC-6 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。