- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367357 > HYB25D128800AT-7 ?128Mb (16mx8) DDR266A (2-3-3)? PDF資料下載
參數(shù)資料
| 型號： | HYB25D128800AT-7 |
| 英文描述： | ?128Mb (16mx8) DDR266A (2-3-3)? |
| 中文描述： | ？128Mb的（16mx8）DDR266A（2-3-3）？ |
| 文件頁數(shù)： | 13/76頁 |
| 文件大?。?/td> | 1218K |
| 代理商： | HYB25D128800AT-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2002-05-06
Page 13 of 76
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Extended Mode Register
The
E
xtended Mode Register controls functions beyond those controlled by the Mode Register; these addi-
tional functions include DLL enable/disable, and output drive strength selection (optional). These functions
are controlled via the bits shown in the
E
xtended Mode Register Definition. The
E
xtended Mode Register is
programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored informa-
tion until it is programmed again or the device loses power. The
E
xtended Mode Register must be loaded
when all banks are idle, and the controller must wait the specified time before initiating any subsequent oper-
ation. Violating either of these requirements result in unspecified operation.
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and
upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The
DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit
of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur before a Read command
can be issued. This is the reason 200 clock cycles must occur before issuing a Read or
W
rite command upon
exit of self refresh operation.
Output Drive Strength
The normal drive strength for all outputs is specified to be SSTL_2, Class II. I-V curves for the normal drive
strength are included in this document. In addition this design version supports a weak driver mode for lighter
load and/or point-to-point environments which can be activated during mode register set.
I-V curves for the weak driver mode will be included in this document later.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128800AT-8 | ?128Mb (16Mx8) DDR200 (2-2-2)? |
| HYB25D128800T-7 | ?128Mb (16Mx8) DDR 266A (2-3-3)? |
| HYB25D128800T-7.5 | ?128Mb (16Mx8) DDR 266B (2.5-3-3)? |
| HYB25D256160BT-8 | ?256Mbit (16Mx16) DDR200 (2-2-2)? |
| HYB25D256400AT-7 | ?256Mbit (64Mx4) DDR266A (2-3-3)? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128800AT-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?128Mb (16Mx8) DDR200 (2-2-2)? |
| HYB25D128800ATL-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800ATL-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800ATL-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800C | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-Mbit Double-Data-Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。