- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385431 > HY62SF16101CLLF (Hynix Semiconductor Inc.) HY62SF16101C Series 64Kx16bit full CMOS SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HY62SF16101CLLF |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | HY62SF16101C Series 64Kx16bit full CMOS SRAM |
| 中文描述： | HY62SF16101C系列64Kx16bit充分的CMOS的SRAM |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大?。?/td> | 167K |
| 代理商： | HY62SF16101CLLF |
HY62SF16101C Series
AC CHARACTERISTICS
Vcc = 1.7~2.3V, T
A
= 0
°
C to 70
°
C / -40
°
C to 85
°
C (I) , unless otherwise specified
Symbol
Parameter
#
Rev.04 /Mar. 02
4
-85
-10
-12
Min.
Max.
Min.
Max.
Min
Max.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
AC TEST CONDITIONS
T
A
= 0
°
C to 70
°
C / -40
°
C to 85
°
C (I), unless otherwise specified
Parameter
Input Pulse Level
Input Rise and Fall Time
Input and Output Timing Reference Level
tCLZ,tOLZ,tBLZ,tCHZ,tOHZ,tBHZ,tWHZ,tOW
Output Load
Others
AC TEST LOADS
tRC
tAA
tACS
tOE
tBA
tCLZ
tOLZ
tBLZ
tCHZ
tOHZ
tBHZ
tOH
WRITE CYCLE
Read Cycle Time
Address Access Time
Chip Select Access Time
Output Enable to Output Valid
/LB, /UB Access Time
Chip Select to Output in Low Z
Output Enable to Output in Low Z
/LB, /UB Enable to Output in Low Z
Chip Deselection to Output in High Z
Out Disable to Output in High Z
/LB, /UB Disable to Output in High Z
Output Hold from Address Change
85
-
-
-
-
10
5
10
0
0
0
10
-
100
-
-
-
-
20
5
10
0
0
0
15
-
120
-
-
-
-
20
10
20
0
0
0
15
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
85
85
40
85
-
-
-
30
30
30
-
100
100
45
100
-
-
-
30
30
30
-
120
120
50
120
-
-
-
40
40
40
-
tWC
tCW
tAW
tBW
tAS
tWP
tWR
tWHZ
tDW
tDH
tOW
Write Cycle Time
Chip Selection to End of Write
Address Valid to End of Write
/LB, /UB Valid to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Write to Output in High Z
Data to Write Time Overlap
Data Hold from Write Time
Output Active from End of Write
85
70
70
70
0
55
0
0
35
0
5
-
-
-
-
-
-
-
100
80
80
80
0
75
0
0
45
0
10
-
-
-
-
-
-
-
120
100
100
100
0
85
0
0
50
0
10
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
30
-
-
-
35
-
-
-
40
-
-
-
Value
0.4V to 1.6V
5ns
0.9V
CL = 5pF + 1TTL Load
CL = 30pF + 1TTL Load
Note
1. Including jig and scope capacitance
D
OUT
3273 Ohm
CL(1)
4091 Ohm
V
TM=1.8V
READ CYCLE
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY62SF16201A | 128Kx16bit full CMOS SRAM |
| HY62SF16201A-I | 128Kx16bit full CMOS SRAM |
| HY62SF16201ALLF | 128Kx16bit full CMOS SRAM |
| HY62SF16201ALLF-I | 128Kx16bit full CMOS SRAM |
| HY62U8400ALLR2-E | 512Kx8bit CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY62SF16101CLLF-I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HY62SF16101C Series 64Kx16bit full CMOS SRAM |
| HY62SF16101CSLF | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HY62SF16101C Series 64Kx16bit full CMOS SRAM |
| HY62SF16101CSLF-I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HY62SF16101C Series 64Kx16bit full CMOS SRAM |
| HY62SF16201A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Kx16bit full CMOS SRAM |
| HY62SF16201A-I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Kx16bit full CMOS SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。