- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367355 > HY5W2A6CLF-S x16 SDRAM PDF資料下載
參數(shù)資料
| 型號： | HY5W2A6CLF-S |
| 英文描述： | x16 SDRAM |
| 中文描述： | x16內(nèi)存 |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 221K |
| 代理商： | HY5W2A6CLF-S |
HY5W2A6C(L/S)F / HY57W2A1620HC(L/S)T
HY5W26CF / HY57W281620HCT
Rev. 1.2 / Nov. 01
22
Special Operation for Low Power Consumption
Deep Power Down Mode
Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole mem-
ory array of the devices.
Data will not be retained once the device enters Deep Power Down Mode.
Full initialization is required when the device exits from Deep Power Down Mode.
Truth Table
Deep Power Down Mode Entry
The Deep Power Down Mode is entered by having /CS and /WE held low with /RAS and /CAS high at the rising edge of the
clock, while CKE is low. The following diagram illustrates deep power down mode entry.
Current State
Command
CKEn-1
CKEn
CS
RAS
CAS
WE
Idle
Deep Power
Down Entry
H
L
L
H
H
L
Deep Power
Down
Deep Power
Down Exit
L
H
X
X
X
X
CLK
CKE
CS
RAS
CAS
WE
tRP
Precharge
if needed
Deep Power Down Entry
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5W2A6CSF-H | SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC |
| HY5W2A6CSF-P | x16 SDRAM |
| HY5W2A6CSF-S | SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC |
| HHY5W2A6CLF-B | x16 SDRAM |
| HHY5W2A6CSF-B | x16 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5W2A6CSF-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC |
| HY5W2A6CSF-P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY5W2A6CSF-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC |
| HY5W2B6DLF-HE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5W2B6DLFP-HE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。