- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370740 > HY5R256HC -|2.5V|8K|40|Direct RDRAM - 256M PDF資料下載
參數(shù)資料
| 型號： | HY5R256HC |
| 英文描述： | -|2.5V|8K|40|Direct RDRAM - 256M |
| 中文描述： | - |為2.5V | 8K的| 40 |直接RDRAM的- 256M |
| 文件頁數(shù)： | 57/64頁 |
| 文件大小： | 4542K |
| 代理商： | HY5R256HC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Rev.0.9 / Dec.2000
57
Direct RDRAM
256/288-Mbit (512Kx16/18x32s) Preliminary
Figure 59: also shows the combinational path connecting
SIO0 to SIO1 and the path connecting SIO1 to SIO0 (read
data only). The t
PROP1
parameter specified this propagation
delay. The rise and fall times of SIO0 and SIO1 inputs must
be t
DR1
and t
DF1
, measured at the 20% and 80% levels. The
rise and fall times of SIO0 and SIO1 outputs are t
QR1
and
t
QF1
, measured at the 20% and 80% levels.
RSL - Domain Crossing Window
When read data is returned by the RDRAM, imformation
must cross from the receive clock domain (CFM) to the
transmit clock domain (CTM). The t
TR
parameter permits
the CFM to CTM phase to vary through an entire cycle; i.e.
there is no restriction on the alignment of these two clocks.
A second parameter t
DCW
is needed in order to describe how
the delay between a RD command packet and read data
packet varies as a function of the t
TR
value.
Figure 60: shows this timing for five distinct values of t
TR
.
Case A (t
TR
=0) is what has been used throughout this docu-
ment. The delay between the RD command and read data is
t
CAC
. As t
TR
varies from zero to t
CYCLE
(cases A through
E), the command to data delay is (t
CAC
-t
TR
). When the t
TR
value is in the range 0 to t
DCW,MAX
, the command to data
delay can also be (t
CAC
-t
TR
-t
CYCLE
). This is shown as cases
A’ and B’ (the gray packets). Similarly, when the t
TR
value
is in the range (t
CYCLE
+t
DCW,MIN
) to t
CYCLE
, the command
to data delay can also be (t
CAC
-t
TR
+t
CYCLE
). This is shown
as cases D’ and E’ (the gray packets). The RDRAM will
work reliably with either the white or gray packet timing.
The delay value is selected at initialization, and remains
fixed thereafter.
Figure 60: RSL Transmit - Crossing Read Domains
CFM
COL
t
TR
CTM
DQA/B
DQA/B
t
TR
=0
t
CYCLE
Case A
t
TR
=0
Case A’
t
TR
CTM
DQA/B
DQA/B
t
TR
=t
DCW,MAX
Case B
t
TR
=t
DCW,MAX
Case B’
t
TR
CTM
DQA/B
t
TR
=0.5t
CYCLE
Case C
CTM
DQA/B
DQA/B
t
TR
=t
CYCLE
+t
DCW,MIN
Case D
t
TR
=t
CYCLE
+t
DCW,MIN
Case D’
CTM
DQA/B
DQA/B
t
TR
=t
CYCLE
Case E
t
TR
=t
CYCLE
Case E’
t
TR
t
TR
RD a1
Q(a1)
Q(a1)
Q(a1)
Q(a1)
t
CAC
-t
TR
t
CAC
-t
TR
-t
CYCLE
Q(a1)
Q(a1)
Q(a1)
Q(a1)
Q(a1)
t
CAC
-t
TR
t
CAC
-t
TR
+t
CYCLE
t
CAC
-t
TR
t
CAC
-t
TR
+t
CYCLE
t
CAC
-t
TR
t
CAC
-t
TR
-t
CYCLE
t
CAC
-t
TR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5R288HC | -|2.5V|8K|40|Direct RDRAM - 288M |
| HY5V16CF | 1Mx16|3.3V|4K|H|SDR SDRAM - 16M |
| HY5V16CF-H | x16 SDRAM |
| HY5V16CF-S | x16 SDRAM |
| HY6116-10 | x8 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5S2B6DLF-BE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLFP-BE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLFP-SE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLF-SE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S5B2BLF-6E | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M (8Mx32bit) Mobile SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。