- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367353 > HY5DU56422AF 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M PDF資料下載
參數(shù)資料
| 型號(hào)： | HY5DU56422AF |
| 英文描述： | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| 中文描述： | 64Mx4 |為2.5V | 8K的|焦耳/米/九龍/高/升| DDR SDRAM內(nèi)存- 256M |
| 文件頁數(shù)： | 31/37頁 |
| 文件大?。?/td> | 336K |
| 代理商： | HY5DU56422AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Rev. 0.3 / Dec. 01
31
HY5DU12422T
HY5DU12822T
HY5DU121622T
9.
Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).
10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and p-channel to
n-channel variation of the output drivers.
11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns.
Input Setup / Hold Slew-rate Derating Table.
12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF
+/-310mV for a duration of up to 2ns.
13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and
DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1 =
0.5V/ns and Slew Rate2 = 0.4V/n then the Delta Inverse Slew Rate = -0.5ns/V.
14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal tran-
sitions through the DC region must be monotonic.
15. tDAL = (tDPL / tCK ) + (tRP / tCK ). For each of the terms above, if not already an integer, round to the next highest integer.
tCK is equal to the actual system clock cycle time.
Example: For DDR266B at CL=2.5 and tCK = 7.5 ns,
tDAL = (15 ns / 7.5 ns) + (20 ns / 7.5 ns) = (2.00) + (2.67)
Round up each non-integer to the next highest integer: = (2) + (3), tDAL = 5 clocks
16.
For the parts which do not has internal RAS lockout circuit, Active to Read with Auto precharge delay should be tRAS - BL/2 x
tCK.
Input Setup / Hold Slew-rate
Delta tDS
Delta tDH
V/ns
ps
ps
0.5
0
0
0.4
+75
+75
0.3
+150
+150
I/O Input Level
Delta tDS
Delta tDH
mV
ps
ps
+280
+50
+50
(1/SlewRate1)-(1/SlewRate2)
Delta tDS
Delta tDH
ns/V
ps
ps
0
0
0
+/-0.25
+50
+50
+/- 0.5
+100
+100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU56422ALF | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALT | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422AT | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422BLT | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422BT | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU56422ALF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALT-H | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
| HY5DU56422ALT-J | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
| HY5DU56422ALT-K | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。