- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367353 > HY5DU561622T-L DDR Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | HY5DU561622T-L |
| 英文描述： | DDR Synchronous DRAM |
| 中文描述： | DDR同步DRAM |
| 文件頁數(shù)： | 25/37頁 |
| 文件大?。?/td> | 336K |
| 代理商： | HY5DU561622T-L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Rev. 0.3 / Dec. 01
25
HY5DU12422T
HY5DU12822T
HY5DU121622T
DC CHARACTERISTICS II
(TA=0 to 70
°
C
, Voltage referenced to V
SS
= 0V)
64Mx8
Parameter
Symbol
Test Condition
Speed
Unit
Note
-K
-H
-L
Operating Current
IDD0
One bank; Active - Precharge ; tRC=tRC(min);
tCK=tCK(min) ; DQ,DM and DQS inputs changing
twice per clock cycle; address and control inputs
changing once per clock cycle
90
90
85
Operating Current
I
DD1
One bank; Active - Read - Precharge;
Burst Length=2; tRC=tRC(min); tCK=tCK(min);
address and control inputs changing once per
clock cycle
120
120
110
mA
Precharge Power Down
Standby Current
I
DD2P
All banks idle; Power down mode; CKE=Low,
tCK=tCK(min)
10
mA
Idle Standby Current
I
DD2F
/CS=High, All banks idle; tCK=tCK(min);
CKE=High; address and control inputs changing
once per clock cycle.
VIN=VREF for DQ, DQS and DM
35
mA
Active Power Down
Standby Current
I
DD3P
One bank active; Power down mode; CKE=Low,
tCK=tCK(min)
15
mA
Active Standby Current
I
DD3N
/CS=HIGH; CKE=HIGH; One bank; Active-
Precharge; tRC=tRAS(max); tCK=tCK(min);
DQ, DM and DQS inputs changing twice per clock
cycle; Address and other control inputs changing
once per clock cycle
50
mA
Operating Current
I
DD4R
Burst=2; Reads; Continuous burst; One bank
active; Address and control inputs changing once
per clock cycle; tCK=tCK(min); IOUT=0mA
200
200
140
mA
Operating Current
I
DD4W
Burst=2; Writes; Continuous burst; One bank
active; Address and control inputs changing once
per clock cycle; tCK=tCK(min); DQ, DM and DQS
inputs changing twice per clock cycle
250
250
190
Auto Refresh Current
I
DD5
tRC=tRFC(min) - 8*tCK for DDR200 at 100Mhz,
10*tCK for DDR266A & DDR266B at 133Mhz;
distributed refresh
300
300
260
Self Refresh Current
I
DD6
CKE =< 0.2V; External clock on;
tCK=tCK(min)
Normal
4
mA
Low Power
2.5
mA
Operating Current - Four
Bank Operation
I
DD7
Four bank interleaving with BL=4, Refer to the
following page for detailed test condition
400
400
300
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU564022T-7 | DDR Synchronous DRAM |
| HY5DU564022T-75 | DDR Synchronous DRAM |
| HY5DU564022T-8 | DDR Synchronous DRAM |
| HY5DU56422AF | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALF | 64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU564022T-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DU564022T-75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DU564022T-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DU56422AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。