- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367352 > HY5DU28822BLT 16Mx8|2.5V|4K|J/M/K/H/L|DDR SDRAM - 128M PDF資料下載
參數(shù)資料
| 型號(hào)： | HY5DU28822BLT |
| 英文描述： | 16Mx8|2.5V|4K|J/M/K/H/L|DDR SDRAM - 128M |
| 中文描述： | 16Mx8 |為2.5V | 4K的|焦耳/米/九龍/高/升| DDR SDRAM內(nèi)存- 128M的 |
| 文件頁(yè)數(shù)： | 26/37頁(yè) |
| 文件大?。?/td> | 336K |
| 代理商： | HY5DU28822BLT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
Rev. 0.3 / Dec. 01
26
HY5DU12422T
HY5DU12822T
HY5DU121622T
DC CHARACTERISTICS II
(TA=0 to 70
°
C
, Voltage referenced to V
SS
= 0V)
32Mx16
Parameter
Symbol
Test Condition
Speed
Unit
Note
-K
-H
-L
Operating Current
IDD0
One bank; Active - Precharge ; tRC=tRC(min);
tCK=tCK(min) ; DQ,DM and DQS inputs changing
twice per clock cycle; address and control inputs
changing once per clock cycle
90
90
85
Operating Current
I
DD1
One bank; Active - Read - Precharge;
Burst Length=2; tRC=tRC(min); tCK=tCK(min);
address and control inputs changing once per
clock cycle
120
120
110
mA
Precharge Power Down
Standby Current
I
DD2P
All banks idle; Power down mode; CKE=Low,
tCK=tCK(min)
10
mA
Idle Standby Current
I
DD2F
/CS=High, All banks idle; tCK=tCK(min);
CKE=High; address and control inputs changing
once per clock cycle.
VIN=VREF for DQ, DQS and DM
35
mA
Active Power Down
Standby Current
I
DD3P
One bank active; Power down mode; CKE=Low,
tCK=tCK(min)
15
mA
Active Standby Current
I
DD3N
/CS=HIGH; CKE=HIGH; One bank; Active-
Precharge; tRC=tRAS(max); tCK=tCK(min);
DQ, DM and DQS inputs changing twice per clock
cycle; Address and other control inputs changing
once per clock cycle
50
mA
Operating Current
I
DD4R
Burst=2; Reads; Continuous burst; One bank
active; Address and control inputs changing once
per clock cycle; tCK=tCK(min); IOUT=0mA
200
200
150
mA
Operating Current
I
DD4W
Burst=2; Writes; Continuous burst; One bank
active; Address and control inputs changing once
per clock cycle; tCK=tCK(min); DQ, DM and DQS
inputs changing twice per clock cycle
250
250
200
Auto Refresh Current
I
DD5
tRC=tRFC(min) - 8*tCK for DDR200 at 100Mhz,
10*tCK for DDR266A & DDR266B at 133Mhz;
distributed refresh
300
300
280
Self Refresh Current
I
DD6
CKE =< 0.2V; External clock on;
tCK=tCK(min)
Normal
4
mA
Low Power
2.5
mA
Operating Current - Four
Bank Operation
I
DD7
Four bank interleaving with BL=4, Refer to the
following page for detailed test condition
400
400
300
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU28822BLT-H | SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-J | SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-K | SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-L | SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-M | SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU28822BLT-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU28822BLT-M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X4MX8|CMOS|TSSOP|66PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。