- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367346 > HY57V281620HCLT-8 x16 SDRAM PDF資料下載
參數(shù)資料
| 型號： | HY57V281620HCLT-8 |
| 英文描述： | x16 SDRAM |
| 中文描述： | x16內(nèi)存 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 61K |
| 代理商： | HY57V281620HCLT-8 |
HY57V281620A
Rev. 1.3/Aug. 01
8
AC CHARACTERISTICS I
(AC operating conditions unless otherwise noted)
Note :
1.Assume tR / tF (input rise and fall time ) is 1ns
If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter
2.Access times to be measured with input signals of 1v/ns edge rate, from 0.8v to 2.0v
If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter
Parameter
Symbol
-6
-7
-K
-H
-8
-P
-S
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
System Clock
Cycle Time
CAS Latency = 3
tCK3
6
1000
7
1000
7.5
1000
7.5
1000
8
1000
10
1000
10
1000
ns
CAS Latency = 2
tCK2
10
10
7.5
10
10
10
12
ns
Clock High Pulse Width
tCHW
2.5
-
2.5
-
2.5
-
2.5
-
3
-
3
-
3
-
ns
1
Clock Low Pulse Width
tCLW
2.5
-
2.5
-
2.5
-
2.5
-
3
-
3
-
3
-
ns
1
Access Time
From Clock
CAS Latency = 3
tAC3
-
5.4
-
5.4
-
5.4
-
5.4
-
6
-
6
-
6
ns
2
CAS Latency = 2
tAC2
-
6
-
6
-
5.4
-
6
-
6
-
6
-
6
ns
Data-Out Hold Time
tOH
2.7
-
2.7
-
2.7
-
2.7
-
3
-
3
-
3
-
ns
Data-Input Setup Time
tDS
1.5
-
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Data-Input Hold Time
tDH
0.8
-
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
Address Setup Time
tAS
1.5
-
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Address Hold Time
tAH
0.8
-
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
CKE Setup Time
tCKS
1.5
-
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
CKE Hold Time
tCKH
0.8
-
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
Command Setup Time
tCS
1.5
-
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Command Hold Time
tCH
0.8
-
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
CLK to Data Output in Low-Z Time
tOLZ
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
CLK to Data
Output in High-Z
Time
CAS Latency = 3
tOHZ3
2.7
5.4
2.7
5.4
2.7
5.4
2.7
5.4
3
6
3
6
3
6
ns
CAS Latency = 2
tOHZ2
2.7
5.4
2.7
5.4
2.7
5.4
3
6
3
6
3
6
3
6
ns
相關PDF資料 |
PDF描述 |
|---|---|
| HY57V281620HCLT-8I | SDRAM|4X2MX16|CMOS|TSOP|54PIN|PLASTIC |
| HY57V281620HCLT-HI | x16 SDRAM |
| HY57V281620HCLT-I | 8Mx16|3.3V|4K|6|SDR SDRAM - 128M |
| HY57V281620HCLT-K | SDRAM|4X2MX16|CMOS|TSOP|54PIN|PLASTIC |
| HY57V281620HCLT-KI | x16 SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HY57V281620HCLT-8I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 2M x 16bits Synchronous DRAM |
| HY57V281620HCLT-H | 制造商:SK Hynix Inc 功能描述:8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| HY57V281620HCLT-HI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HY57V281620HCLT-I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx16|3.3V|4K|6|SDR SDRAM - 128M |
| HY57V281620HCLT-K | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 2M x 16bits Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。