參數(shù)資料
型號: HY57V161610ET-15
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 2 Banks x 512K x 16 Bit Synchronous DRAM
中文描述: 1M X 16 SYNCHRONOUS DRAM, 7 ns, PDSO50
封裝: 0.400 X 0.825 INCH, 0.80 MM PITCH, TSOP2-50
文件頁數(shù): 9/13頁
文件大?。?/td> 181K
代理商: HY57V161610ET-15
HY57V161610E
Rev. 0.2 / Aug. 2003
9
AC CHARACTERISTICS
(TA=0
°
C
to 70
°
C
, V
DD
=3.0V to
3.6V, V
SS
=0V
Note1,2
))
Paramter
Symbol
-5
-55
-6
-7
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
RAS cycle time
Operation
tRC
55
55
60
-
70
-
ns
Auto Refresh
tRRC
55
55
60
-
70
-
ns
RAS to CAS delay
tRCD
15
16.5
18
-
20
-
ns
RAS active time
tRAS
40
100K
38.5
100K
40
100K
45
100K
ns
RAS precharge time
tRP
3
3
3
-
3
-
CLK
RAS to RAS bank active delay
tRRD
2
2
2
-
2
-
CLK
CAS to CAS bank active delay
tCCD
1
1
1
-
1
-
CLK
Write command to data-in delay
tWTL
0
0
0
-
0
-
CLK
Data-in to precharge command
tDPL
1
1
1
-
1
-
CLK
Data-in to active command
tDAL
5
4
4
-
4
-
CLK
DQM to data-in Hi-Z
tDQZ
2
2
2
-
2
-
CLK
DQM to data mask
tDQM
0
0
0
-
0
-
CLK
MRS to new command
tMRD
2
2
2
-
2
-
CLK
Precharge to data output Hi-Z
tPROZ
3
3
3
-
3
-
CLK
Power down exit time
tPDE
1
1
1
-
1
-
CLK
Self refresh exit time
tSRE
1
1
1
-
1
-
CLK
3
Refresh Time
tREF
64
64
-
64
-
64
ms
相關PDF資料
PDF描述
HY57V161610ET-5 2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V161610ET-55 2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V281620A 4 Banks x 2M x 16bits Synchronous DRAM
HY57V281620ALT-PI 4 Banks x 2M x 16bits Synchronous DRAM
HY57V281620ALT-SI 4 Banks x 2M x 16bits Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
HY57V161610ET-15I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V161610ET-5 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V161610ET-55 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V161610ET-55I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2 Banks x 512K x 16 Bit Synchronous DRAM
HY57V161610ET-5I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2 Banks x 512K x 16 Bit Synchronous DRAM