參數(shù)資料
型號: HY51VS17403HG
廠商: Hynix Semiconductor Inc.
英文描述: 4M x 4Bit EDO DRAM
中文描述: 4米× 4位EDO公司的DRAM
文件頁數(shù): 7/11頁
文件大小: 96K
代理商: HY51VS17403HG
HY51V(S)17403HG/HGL
Rev.0.1/Apr.01
7
Write Cycle
Read-Modify-Write Cycle
Refresh cycle
Parameter
Symbol
-50
-60
-70
Unit
Note
Min
Max
Min
Max
Min
Max
Write command set-up time
tWCS
0
-
0
-
0
-
ns
14
Write command hold time
t
WCH
8
-
10
-
13
-
ns
Write command pulse width
tWP
8
-
10
-
10
-
ns
Write command to /RAS lead time
t
RWL
8
-
10
-
13
-
ns
Write command to /CAS lead time
t
CWL
8
-
10
-
13
-
ns
Data-in set-up time
tDS
0
-
0
-
0
-
ns
15
Data-in hold time
tDH
8
-
10
-
13
-
ns
15
Parameter
Symbol
-50
-60
-70
Unit
Note
Min
Max
Min
Max
Min
Max
Read-modify-write cycle time
tRWC
111
-
136
-
161
-
ns
/RAS to /WE delay time
t
RWD
67
-
79
-
92
-
ns
14
/CAS to /WE delay time
tCWD
30
-
34
-
40
-
ns
14
Column address to /WE delay time
t
AWD
42
-
49
-
57
-
ns
14
/OE hold time from /WE
t
OEH
13
-
15
-
18
-
ns
Parameter
Symbol
-50
-60
-70
Unit
Note
Min
Max
Min
Max
Min
Max
/CAS set-up time
( /CAS-before-/RAS Refresh Cycle)
tCSR
5
-
5
-
5
-
ns
/CAS hold time
( /CAS-before-/RAS Refresh Cycle)
t
CHR
8
-
10
-
10
-
ns
/WE setup time
( /CAS-before-/RAS Refresh Cycle)
t
WRP
0
-
0
-
0
-
ns
/WE hold time
( /CAS-before-/RAS Refresh Cycle)
t
WRH
10
-
10
-
10
-
ns
/RAS precharge to /CAS hold time
( /CAS-before-/RAS Refresh Cycle)
t
RPC
5
-
5
-
5
-
ns
相關(guān)PDF資料
PDF描述
HY534256ALJ 256K x 4-bit CMOS DRAM
HY534256A 256K x 4-bit CMOS DRAM
HY534256AJ 256K x 4-bit CMOS DRAM
HY534256ALS 256K x 4-bit CMOS DRAM
HY534256AS 256K x 4-bit CMOS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY52 制造商:AEARO 功能描述:HYGIENE KIT OPTIME II DEFENDER 制造商:3M Electronic Products Division 功能描述:Hygiene Kit for Optime II Ear Defender
HY5203-015M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
HY5203-015R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
HY5203-015Z 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
HY5203-022M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC