- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385417 > HY29LV800T-55I (Hynix Semiconductor Inc.) 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | HY29LV800T-55I |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| 中文描述： | 8兆位（100萬(wàn)x 8/512K × 16）低壓快閃記憶體 |
| 文件頁(yè)數(shù)： | 15/40頁(yè) |
| 文件大?。?/td> | 556K |
| 代理商： | HY29LV800T-55I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
15
Rev. 1.0/Nov. 01
HY29LV800
internally generated erase pulses and verifies cell
erasure within the proper cell margins. The host
system is not required to provide any controls or
timings during these operations.
After the sector erase data cycle (the sixth bus
cycle) of the command sequence is issued, a sec-
tor erase time-out of 50 μs (min), measured from
the rising edge of the final WE# pulse in that bus
cycle, begins. During this time-out window, an ad-
ditional sector erase data cycle, specifying the
sector address of another sector to be erased, may
be written into an internal sector erase buffer. This
buffer may be loaded in any sequence, and the
number of sectors specified may be from one sec-
tor to all sectors. The only restriction is that the
time between these additional data cycles must
be less than 50 μs, otherwise erasure may begin
before the last data cycle is accepted. To ensure
that all data cycles are accepted, it is recom-
mended that host processor interrupts be disabled
during the time that the additional cycles are be-
ing issued and then be re-enabled afterwards.
If all sectors specified for erasing are protected,
the device returns to reading array data after ap-
proximately 100 μs. If at least one specified sec-
tor is not protected, the erase operation erases
Figure 6. Sector Erase Procedure
the unprotected sectors, and ignores the command
for the sectors that are protected.
The system can monitor DQ[3] to determine if the
50 μs sector erase time-out has expired, as de-
scribed in the Write Operation Status section. If
the time between additional sector erase data
cycles can be insured to be less than the time-
out, the system need not monitor DQ[3].
Any command other than Sector Erase or Erase
Suspend during the time-out period resets the
device to reading array data. The system must
then rewrite the command sequence, including any
additional sector erase data cycles. Once the sec-
tor erase operation itself has begun, only the Erase
Suspend command is valid. All other commands
are ignored.
As for the Chip Erase command, note that a hard-
ware reset immediately terminates the sector
erase operation. To ensure data integrity, the
aborted Sector Erase command sequence should
be reissued once the reset operation is complete.
When the Automatic Erase algorithm terminates,
the device returns to the array Read mode. Sev-
eral methods are provided to allow the host to de-
termine the status of the erase operation, as de-
scribed in the Write Operation Status section.
START
YES
Erase An
Additional Sector
Check Erase Status
(See Write Operation Status
Section)
Setup First (or Next) Sector
Address for Erase Operation
ERASE COMPLETE
Write First Five Cycles of
SECTOR ERASE
Command Sequence
Write Last Cycle (SA/0x30)
of SECTOR ERASE
Command Sequence
Sector Erase
Time-out (DQ[3])
Expired
NO
YES
NO
GO TO
ERROR RECOVERY
DQ[5] Error Exit
Normal Exit
Sectors which require erasure
but which were not specified in
this erase cycle must be erased
later using a new command
sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY29LV800T-70 | 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-70I | 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-90 | 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-90I | 8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY51V18163HGT-6 | 1M x 16Bit EDO DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29LV800T-70 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-70I | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-90 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY29LV800T-90I | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory |
| HY2A112DC | 制造商:IMO Precision Controls Ltd 功能描述:RELAY DPNO 12VDC 制造商:IMO Precision Controls Ltd 功能描述:RELAY, DPNO, 12VDC 制造商:IMO 功能描述:RELAY, DPNO, 12VDC, Product Range:IMO - HY Series, Coil Voltage:12VDC, Contact C 制造商:IMO Precision Controls Ltd 功能描述:RELAY, DPNO, 12VDC, Product Range:IMO - HY Series, Coil Voltage:12VDC, Contact Current:25A, Contact Voltage VAC:250V, Contact Configuration:DPNO, Coil Resistance:75ohm, Relay Mounting:Quick Connect, SVHC:No SVHC (20-Jun-2013), , RoHS Compliant: Yes |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。