- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385415 > HY29F400TT-70 (HYNIX SEMICONDUCTOR INC) x8/x16 Flash EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | HY29F400TT-70 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | x8/x16 Flash EEPROM |
| 中文描述： | 256K X 16 FLASH 5V PROM, 70 ns, PDSO48 |
| 封裝： | TSOP-48 |
| 文件頁(yè)數(shù)： | 5/40頁(yè) |
| 文件大?。?/td> | 509K |
| 代理商： | HY29F400TT-70 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
5
Rev. 5.2/May 01
HY29F400
MEMORY ARRAY ORGANIZATION
The 4 Mbit Flash memory array is organized into
11 blocks called
sectors
(S0, S1, . . . , S10). A
sector is the smallest unit that can be erased and
which can be protected to prevent accidental or
unauthorized erasure. See the
‘
Bus Operations
’
and
‘
Command Definitions
’
sections of this docu-
ment for additional information on these functions.
In the HY29F400, four of the sectors, which com-
prise the
boot block
, vary in size from 8 to 32
Kbytes (4 to 16 Kwords), while the remaining
seven sectors are uniformly sized at 64 Kbytes
(32 Kwords). The boot block can be located at
the bottom of the address range (HY29F400B) or
at the top of the address range (HY29F400T).
Table 1. HY29F400 Memory Array Organization
Notes:
1. X indicates Don
’
t Care.
2. Address in Byte Mode is A[17:-1].
3. Address in Word Mode is A[17:0].
BUS OPERATIONS
Device bus operations are initiated through the
internal command register, which consists of sets
of latches that store the commands, along with
the address and data information, if any, needed
to execute the specific command. The command
register itself does not occupy any addressable
memory location. The contents of the command
register serve as inputs to an internal state ma-
chine whose outputs control the operation of the
device. Table 2 lists the normal bus operations,
H
H
e
c
e
D
r
o
t
e
S
e
z
S
B
)
W
K
/
K
(
s
s
e
r
d
d
A
r
o
t
e
S
e
g
d
n
a
o
M
R
s
s
e
e
t
B
r
d
d
A
e
2
e
g
d
n
o
a
M
R
d
s
s
e
r
o
r
W
d
e
d
A
3
]
1
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
[
A
]
1
0
0
1
1
0
0
1
1
1
1
1
0
0
0
0
0
1
1
0
0
1
1
[
A
]
1
0
1
0
1
0
1
0
1
1
1
1
0
0
0
0
1
0
1
0
1
0
1
[
A
]
1
X
X
X
X
X
X
X
0
1
1
1
0
0
0
1
X
X
X
X
X
X
X
[
A
]
1
X
X
X
X
X
X
X
X
0
0
1
0
1
1
X
X
X
X
X
X
X
X
[
A
]
1
X
X
X
X
X
X
X
X
0
1
X
X
0
1
X
X
X
X
X
X
X
X
[
A
0
1
2
3
4
5
6
7
8
9
0
1
0
S
1
S
2
S
3
S
4
S
5
S
6
S
7
S
8
S
9
S
1
S
S
S
S
S
S
S
S
S
S
S
S
2
2
2
2
2
2
2
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
1
3
4
4
8
1
8
1
4
4
1
3
3
6
3
6
3
6
3
6
3
6
3
6
3
6
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
7
9
B
F
3
5
7
F
F
F
F
F
F
F
F
0
1
2
3
4
5
6
7
7
7
7
0
0
0
0
1
2
3
4
5
6
7
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
8
A
C
0
4
6
8
0
0
0
0
0
0
0
0
1
2
3
4
5
6
7
7
7
7
0
0
0
0
1
2
3
4
5
6
7
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
7
F
7
F
7
F
7
B
C
D
F
1
2
3
7
F
7
F
7
F
7
F
0
0
1
1
2
2
3
3
3
3
3
0
0
0
0
0
1
1
2
2
3
3
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
8
0
8
0
8
0
8
C
D
E
0
2
3
4
8
0
8
0
8
0
8
0
0
1
1
2
2
3
3
3
3
3
0
x
0
x
0
x
0
x
0
x
1
x
1
x
2
x
2
x
3
x
3
x
x
x
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
6
2
2
2
2
2
2
2
0
Table 1 defines the sector addresses and corre-
sponding address ranges for the top and bottom
boot block versions of the HY29F400.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY29F400TT-90 | x8/x16 Flash EEPROM |
| HY29F800TG-12 | x8/x16 Flash EEPROM |
| HY29F800 | 8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory |
| HY29F800BG-70 | x8/x16 Flash EEPROM |
| HY29F800BG-90 | x8/x16 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29F400TT90 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory |
| HY29F400TT-90 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:x8/x16 Flash EEPROM |
| HY29F800 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory |
| HY29F800A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory |
| HY29F800ABG-12 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。