參數(shù)資料
型號(hào): HY29F400BG-45
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: x8/x16 Flash EEPROM
中文描述: 256K X 16 FLASH 5V PROM, 45 ns, PDSO44
封裝: PLASTIC, SOP-44
文件頁數(shù): 7/40頁
文件大?。?/td> 509K
代理商: HY29F400BG-45
7
Rev. 5.2/May 01
HY29F400
Table 3. HY29F400 Bus Operations Requiring High Voltage
1, 2
Notes:
1. L = V
, H = V
, X = Don
t Care. See DC Characteristics for voltage levels.
2. Address bits not specified are Don
t Care.
3. See text for additional information.
4. SA = sector address. See Table 1.
5. DQ[15] is the A[-1] input in Byte Mode (BYTE# = L).
The
Device Commands
section of this document
provides details on the specific device commands
implemented in the HY29F400.
Output Disable Operation
When the OE# input is at V
IH
, output data from the
device is disabled and the data bus pins are placed
in the high impedance state.
Standby Operation
When the system is not reading from or writing to
the HY29F400, it can place the device in the
Standby mode. In this mode, current consump-
tion is greatly reduced, and the data bus outputs
are placed in the high impedance state, indepen-
dent of the OE# input. The Standby mode can be
invoked using two methods.
The device enters the
CE# CMOS Standby
mode
if the CE# and RESET# pins are both held at V
CC
± 0.5V. Note that this is a more restricted voltage
range than V
IH
. If both CE# and RESET# are held
High, but not within V
CC
± 0.5V, the device will be
in the
CE# TTL Standby
mode, but the standby
current will be greater.
The device enters the
RESET# CMOS
Standby
mode when the RESET# pin is held at V
SS
± 0.5V.
If RESET# is held Low but not within V
SS
± 0.5V,
the HY29F400 will be in the
RESET# TTL Standby
mode, but the standby current will be greater. See
Hardware Reset Operation section for additional
information on the reset operation.
The device requires standard access time (t
CE
) for
read access when the device is in either of the
standby modes, before it is ready to read data. If
the device is deselected during erasure or pro-
gramming, it continues to draw active current until
the operation is completed.
Hardware Reset Operation
The RESET# pin provides a hardware method of
resetting the device to reading array data. When
the RESET# pin is driven Low for the minimum
specified period, the device immediately termi-
nates any operation in progress, tri-states the data
bus pins, and ignores all read/write commands for
the duration of the RESET# pulse. The device also
resets the internal state machine to reading array
data. If an operation was interrupted by the as-
sertion of RESET#, it should be reinitiated once
the device is ready to accept another command
sequence to ensure data integrity.
Current is reduced for the duration of the RESET#
pulse as described in the Standby Operation sec-
tion above.
n
o
r
e
p
O
3
#
E
C
#
E
O
#
E
W
#
T
E
S
E
R
]
1
1
A
]
[
A
]
[
A
]
[
A
]
[
A
]
:
[
Q
D
]
Y
=
:
1
B
[
Q
E
H
X
X
D
T
#
Y
=
B
#
E
5
T
L
-
-
t
e
e
S
e
r
P
r
n
U
y
r
p
m
e
T
e
r
n
U
a
n
a
M
r
e
S
r
e
S
L
V
D
V
D
I
X
X
H
H
A
X
S
4
V
D
V
D
I
X
X
X
X
X
X
X
X
Z
Z
g
g
t
r
V
D
I
I
I
t
r
H
H
X
X
X
V
D
I
X
X
X
X
X
D
N
I
D
N
I
Z
-
g
e
B
0
0
4
F
9
2
4
F
9
2
d
o
C
r
Y
Y
L
L
H
H
X
V
D
I
L
L
L
D
B
3
A
A
2
x
0
x
0
e
n
U
x
0
e
r
P
x
x
0
0
0
X
Z
-
g
e
c
e
D
o
C
e
d
L
L
H
H
X
V
D
I
L
L
H
2
2
x
0
Z
-
g
T
0
0
p
u
o
r
n
G
r
e
S
e
r
P
c
V
o
o
n
L
L
H
H
A
S
4
V
D
I
L
H
L
=
0
d
e
=
1
0
e
X
Z
-
g
d
相關(guān)PDF資料
PDF描述
HY29F400BG-55 x8/x16 Flash EEPROM
HY29F400BG-70 x8/x16 Flash EEPROM
HY29F400BG-90 x8/x16 Flash EEPROM
HY29F400BR-45 x8/x16 Flash EEPROM
HY29F400BR-55 x8/x16 Flash EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY29F400BG55 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory
HY29F400BG-55 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:x8/x16 Flash EEPROM
HY29F400BG70 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory
HY29F400BG-70 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:x8/x16 Flash EEPROM
HY29F400BG90 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory