<rt id="kqii2"><delect id="kqii2"></delect></rt>
  • <tfoot id="kqii2"><delect id="kqii2"><small id="kqii2"></small></delect></tfoot>
    <rt id="kqii2"><delect id="kqii2"><noframes id="kqii2">
    參數(shù)資料
    型號(hào): HX6356XERT
    廠商: Electronic Theatre Controls, Inc.
    英文描述: 32K x 8 STATIC RAM-SOI
    中文描述: 32K的× 8靜態(tài)RAM的絕緣硅
    文件頁(yè)數(shù): 3/12頁(yè)
    文件大小: 145K
    代理商: HX6356XERT
    3
    HX6356
    Total Dose
    1x10
    6
    rad(SiO
    2
    )
    rad(Si)/s
    Transient Dose Rate Upset
    1x10
    11
    1x10
    12
    Transient Dose Rate Survivability
    rad(Si)/s
    Soft Error Rate
    <1x10
    -10
    upsets/bit-day
    Neutron Fluence
    1x10
    14
    N/cm
    2
    Parameter
    Limits (2)
    Test Conditions
    RADIATION HARDNESS RATINGS (1)
    Units
    T
    A
    =25
    °
    C
    Total Ionizing Radiation Dose
    The SRAM will meet all stated functional and electrical
    specifications over the entire operating temperature range
    after the specified total ionizing radiation dose. All electrical
    and timing performance parameters will remain within
    specifications after rebound at VDD = 5.5 V and T =125
    °
    C
    extrapolated to ten years of operation. Total dose hardness
    is assured by wafer level testing of process monitor transis-
    tors and RAM product using 10 keV X-ray and Co60
    radiation sources. Transistor gate threshold shift correla-
    tions have been made between 10 keV X-rays applied at a
    dose rate of 1x10
    5
    rad(SiO
    )/min at T = 25
    °
    C and gamma
    rays (Cobalt 60 source) to ensure that wafer level X-ray
    testing is consistent with standard military radiation test
    environments.
    Transient Pulse Ionizing Radiation
    The SRAM is capable of writing, reading, and retaining
    stored data during and after exposure to a transient
    ionizing radiation pulse up to the transient dose rate upset
    specification, when applied under recommended operat-
    ing conditions. To ensure validity of all specified perfor-
    mance parameters before, during, and after radiation
    (timing degradation during transient pulse radiation (tim-
    ing degradation during transient pulse radiation is
    10%),
    it is suggested that stiffening capacitance be placed on or
    near the package VDD and VSS, with a maximum induc-
    tance between the package (chip) and stiffening capaci-
    tance of 0.7 nH per part. If there are no operate-through
    or valid stored data requirements, typical circuit board
    mounted de-coupling capacitors are recommended.
    (1) Device will not latch up due to any of the specified radiation exposure conditions.
    (2) Operating conditions (unless otherwise specified): VDD=4.5 V to 5.5 V, -55
    °
    C to 125
    °
    C.
    1 MeV equivalent energy,
    Unbiased, T
    A
    =25
    °
    C
    T
    =125
    °
    C, Adams 90%
    worst case environment
    Pulse width
    50 ns, X-ray,
    VDD=6.0 V, T
    A
    =25
    °
    C
    Pulse width
    1
    μ
    s
    The SRAM will meet any functional or electrical specifica-
    tion after exposure to a radiation pulse up to the transient
    dose rate survivability specification, when applied under
    recommended operating conditions. Note that the current
    conducted during the pulse by the RAM inputs, outputs,
    and power supply may significantly exceed the normal
    operating levels. The application design must accommo-
    date these effects.
    Neutron Radiation
    The SRAM will meet any functional or timing specification
    after exposure to the specified neutron fluence under
    recommended operating or storage conditions. This as-
    sumes an equivalent neutron energy of 1 MeV.
    Soft Error Rate
    The SRAM has an extremely low Soft Error Rate (SER) as
    specified in the table below. This hardness level is defined
    by the Adams 90% worst case cosmic ray environment.
    The low SER is achieved by the use of a unique 7-transistor
    memory cell and the oxide isolation of the SOI substrate.
    Latchup
    The SRAM will not latch up due to any of the above radiation
    exposure conditions when applied under recommended
    operating conditions. Fabrication with the SIMOX substrate
    material provides oxide isolation between adjacent PMOS
    and NMOS transistors and eliminates any potential SCR
    latchup structures. Sufficient transistor body tie connec-
    tions to the p- and n-channel substrates are made to ensure
    no source/drain snapback occurs.
    RADIATION CHARACTERISTICS
    相關(guān)PDF資料
    PDF描述
    HX6356XENC 32K x 8 STATIC RAM-SOI
    HX6356XENT 32K x 8 STATIC RAM-SOI
    HX6356XEFC 32K x 8 STATIC RAM-SOI
    HX6356XEFT 32K x 8 STATIC RAM-SOI
    HX6356XBFC 32K x 8 STATIC RAM-SOI
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    HX6356XQFC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32K x 8 STATIC RAM-SOI
    HX6356XQFT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32K x 8 STATIC RAM-SOI
    HX6356XQHC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32K x 8 STATIC RAM-SOI
    HX6356XQHT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32K x 8 STATIC RAM-SOI
    HX6356XQNC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32K x 8 STATIC RAM-SOI