- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385411 > HWB1151 (Intersil Corporation) () PDF資料下載
參數(shù)資料
| 型號(hào)： | HWB1151 |
| 廠商： | Intersil Corporation |
| 英文描述： | () |
| 中文描述： | （） |
| 文件頁(yè)數(shù)： | 6/13頁(yè) |
| 文件大?。?/td> | 135K |
| 代理商： | HWB1151 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
6
NOTE: Digital signals preceded by “C_” (e.g. C_BB_CS) are CMOS
(5Vlogic)signals.Othersare3.5Vlogicsignals.Datalinesarerouted
through bidirectional level converters to change from 3.5V to 5V logic
levels and vice versa.
In the Discussion below, (I) refers to an Input signal whereas
(O) refers to an Output.
C_PA_PE (I) Pin 25
When active high the baseband processor and power
amplifier are in transmit mode, otherwise they are in standby
mode (see Figure 6). This signal is usually obtained from a
MAC or a network processor.
The internal transmit state machine will be activated by the
rising edge of PA_PE, the falling edge will deactivate it. The
PA_PE envelopes the transmit data.
This signal switches the power amplifier (PA) from TX to RX
as follows:
PA_PE = high--> TX mode
PA_PE = low --> RX mode
C_TXD (I) PIN 28
This pin is used to transfer serial data or preamble/header
data from a MAC or network processor to the baseband
processor. The LSB is received first and the data is clocked
in the baseband processor at the falling edge of TXC. A data
bit high = “one”.
C_TXC (O) Pin 33
Output clock signal to the MAC or network processor used to
input serial data to the baseband processor. The data is
clocked into the baseband processor using the falling edge
of TXC.
C_TX_RDY (O) Pin 67
Output to the MAC or network processor which indicates that
the preamble or header has been generated. This signals
that the baseband processor is ready to receive serial data
for transmitting over the TXDATA serial line from the MAC or
network processor.
TX_RDY signal returns to the inactive state when the PA_PE
goes low indicating the end of transmission.
C_CCA (O) Pin 62
Clear Channel Assessment signal indicates the availability of
the channel for transmission. The CCA algorithm is user
programmable. The detailed operation of this pin may be
found in the PRISM Baseband Processor data sheet [5]. The
active level of this signal is programmable.
C_RXDATA (O) Pin 63
Output to a MAC or a network processor which transfers
demodulated header information and data in serial format.
The LSB is sent first and is aligned with the MD_RDY signal
(see Figure 7).
C_RXCIN (O) Pin 36
This clock signal is used to serially transfer the header and
data from the RXDATA pin to the MAC or network processor.
The signal is held low when not transferring data.
C_MD_RDY (O) Pin 59
Signal to a MAC or network processor indicating a data
packet is ready. The signal indicates the data transfer over
the RXD serial line.
C_RX_PE_BB (I) Pin 12
When set high the baseband processor is in receive mode.
C_SPD (I/O) Pin 30
{SD/SYNTH_DATA}
There are two purposes for this pin. In regards to the
baseband processor, this serial line is used to transfer
address and data to and from the baseband processor. The
MSB is always transferred first. In regards to the synthesizer,
the address and data are programmed through this line. The
MSB is always first (see Figures 3 and 4).
C_SPCLK (I) Pin 20
{CLK/SYNTH_CLK}
This clock signal is used for serial bus transfers to program
the baseband processor and the synthesizer. The data is
clocked on the rising edge of the signal at a maximum rate of
10MHz. Even though, CLK/SYNTH_CLK are low frequency,
rise and fall times of less than 10ns should be observed.
C_BB_CS (I) Pin 14
An active low signal which enables programming of the
Baseband Processor.
C_R_WB (I) Pin 19
Used to change the direction of the SD/SYNTH_DATA line
while programming the baseband processor. This signal
must be set up prior to the rising edge of CLK/SYNTH_CLK.
A high on this line allows data to be inputted to the
Baseband Processor whereas a low is used to write data
from the Baseband Processor.
C_RESET_BB (I) Pin 26
Active low signal. Baseband processor reset. Must be
inactive during programming. When active RX and TX
functions are disabled (see Figure 5).
C_RADIO_PE (I) Pin 24
This signal, when asserted high, enables the radio card.
Power is applied to all chips.
This signal should be kept high during operation of this card.
C_TX_PE (I) Pin 29
This signal, when asserted high, enables the transmit
section of the Modulator/Demodulator and RF/IF Up/Down
converter circuits.
Application Note 9835
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HX6228AEFC | LJT 55C 55#22D PIN RECP |
| HX6228AQNC | ER 3C 3#12 PIN RECP WALL |
| HX6228AQNT | 128K x 8 STATIC RAM-SOI HX6228 |
| HX6228ASNT | 128K x 8 STATIC RAM-SOI HX6228 |
| HX6228ASRC | 128K x 8 STATIC RAM-SOI HX6228 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HWB-1790 | 功能描述:機(jī)架和機(jī)柜配件 5" x 3.5" Bracket RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black |
| HWB-1791 | 功能描述:機(jī)架和機(jī)柜配件 5" x 5.25" Bracket RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black |
| HWB-1792 | 功能描述:機(jī)架和機(jī)柜配件 5" x 7" Bracket RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black |
| HWB-19105 | 制造商:Interlink Electronics 功能描述: |
| HWB201SDXO | 功能描述:MEMORY CARD 2 MEG FLASH 68 PIN RoHS:否 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器，PC 卡 系列:- 標(biāo)準(zhǔn)包裝:30 系列:- 存儲(chǔ)容量:8GB 存儲(chǔ)器類型:存儲(chǔ)卡 - Extreme III SD? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。