- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385410 > HV51V7403HGL-7 (Hynix Semiconductor Inc.) L260Ap, syringe (use with DGG-50) PDF資料下載
參數(shù)資料
| 型號(hào)： | HV51V7403HGL-7 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | L260Ap, syringe (use with DGG-50) |
| 中文描述： | 4米× 4位EDO公司的DRAM |
| 文件頁(yè)數(shù)： | 9/11頁(yè) |
| 文件大?。?/td> | 96K |
| 代理商： | HV51V7403HGL-7 |
HY51V(S)17403HG/HGL
Rev.0.1/Apr.01
9
Notes :
1. AC measurements assume t
T
= 2ns
2. AC initial pause of 200us is required after power up followed by a minimum of eight initialization cycles
( any combination of cycles containing /RAS-only refresh or /CAS-before-/RAS refresh)
If the internal refresh counter is used, a minimum of eight /CAS-before-/RAS refresh cycle are required.
3. Operation with the t
RCD
(max) limit insures that t
RAC
(max) can be met, t
RCD
(max) is specified as a
reference point only : if t
RCD
is greater than the specified t
RCD
(max) limit, then access time is
controlled exclusively by t
CAC
.
4. Operation with the t
RAD
(max) limit insures that t
RAC
(max) can be met, t
RAD
(max) is specified as a
reference point only : if t
RAD
is greater than the specified t
RAD
(max) limit, then access time is
controlled exclusively by t
AA
.
5. Either t
ODD
or t
CDD
must be satisfied.
6. Either t
DZO
or t
DZC
must be satisfied.
7. V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals, also transition times
are measured between V
IH
(min) and V
IL
(max)
8. Assumes that t
RCD
<=t
RCD
(max) and t
RAD
<=t
RAD
(max). If t
RCD
or t
RAD
is greater than the maximum
recommended value shown in this table, t
RAC
exceeds the value shown
9. Measured with a load circuit equivalent to 1 TTL loads and 100pF.( V
OH
=2.0V, V
OL
=0.8V)
10. Assumes that t
RCD
>=t
RCD
(max) and t
RCD
+ t
CAC
(max) >= t
RAD
+ t
AA
(max)
11. Assumes that t
RAD
>=t
RAD
(max) and t
RCD
+ t
CAC
(max) <= t
RAD
+ t
AA
(max)
12. Either t
RCH
of t
RRH
must be satified for a read cycles
13. t
OFF
(max), t
OEZ
(max), t
OFR
(max) and t
WEZ
(max) define the time at which the outputs achieve the
open circuit condition and is not referenced to output voltage levels
14. t
WCS
, t
RWD
, t
CWD
, t
AWD
and t
CPW
are not restrictive operating parameters. They are included in
the data sheet as electrical characteristics only : If t
WCS
>=t
WCS
(min), the cycle is an early write
cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle :
If t
RWD
>=t
RWD
(min), t
CWD
>=t
CWD
(min), t
AWD
>=t
AWD
(min), the cycle is a read-modify-write and
the data output will contain data read from the selected cell : if neither of the above sets of conditions
is satified, the condition of the data out (at access time) is indeterminate.
15. These parameters are referenced to /CAS leading edge in early write cycles and to /WE
leading edge in delayed write or read-modify-write cycles
16. t
RASP
defines /RAS pulse width in EDO p
age mode cycles
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HV5522 | 32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5522DJ | 32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5522PG | 32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5522PJ | 32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5522X | 32-Channel Serial To Parallel Converter With Open Drain Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HV52-150-024.704M | 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:14 PIN 5.0V HCMOS VCXO |
| HV5222 | 制造商:SUPERTEX 制造商全稱:SUPERTEX 功能描述:32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5222DJ | 制造商:SUPERTEX 制造商全稱:SUPERTEX 功能描述:32-Channel Serial To Parallel Converter With Open Drain Outputs |
| HV5222PG | 功能描述:串行到并行邏輯轉(zhuǎn)換器 220V 32Ch Open D Out RoHS:否 制造商:Supertex 工作電源電壓: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 封裝:Tray |
| HV5222PG M919 | 制造商:Supertex Inc 功能描述:Shift Register Single 32-Bit Serial to Parallel 44-Pin PQFP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。