- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385407 > HT95A30P (Holtek Semiconductor Inc.) 8-Bit LCD Type Phone Controller MCU PDF資料下載
參數(shù)資料
| 型號： | HT95A30P |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit LCD Type Phone Controller MCU |
| 中文描述： | 8位LCD型電話MCU控制器 |
| 文件頁數(shù)： | 12/42頁 |
| 文件大小： | 768K |
| 代理商： | HT95A30P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
HT95L100/10P
Rev. 0.10
12
October 1, 2002
Preliminary
Oscillator configuration
There are two oscillator circuits in the controller, the ex-
ternal 32768Hz crystal oscillator and internal WDT
OSC.
The 32768Hz crystal oscillator and frequency-up con-
version circuit (32768Hz to 3.58MHz) are designed for
dual system clock source. It is necessary for frequency
conversion circuit to add external RC components to
make up the low pass filter that stabilize the output fre-
quency 3.58MHz (see the oscillator circuit).
The WDT OSC is a free running on-chip RC oscillator,
and no external components are required. Even if the
system enters the Idle mode (the system clock is
stopped), the WDT OSC still works within a period of
78 s normally. When the WDT is disabled or the WDT
source is not this RC oscillator, the WDT OSC will be
disabled.
Watchdog Timer
WDT
The WDT clock source is implemented by a WDT OSC
or external 32768Hz or an instruction clock (system
clock divided by 4), determined by the mask option. This
timer is designed to prevent a software malfunction or
sequence from jumping to an unknown location with un-
predictable results. The Watchdog Timer can be dis-
abledbymaskoption.IftheWatchdogTimerisdisabled,
all the executions related to the WDT result in no opera-
tion.
If the device operates in a noisy environment, using the
on-chip WDT OSC or 32768Hz crystal oscillator is
strongly recommended.
When the WDT clock source is selected, it will be first di-
vided by 512 (9-stage) to get the nominal time-out
period. By invoking the WDT prescaler, longer time-out
periods can be realized. Writing data to WS2, WS1,
WS0 can give different time-out periods.
The WDT OSC period is 78 s. This time-out period may
vary with temperature, VDD and process variations. The
WDT OSC always works for any operation mode.
If the instruction clock is selected as the WDT clock
source, the WDT operates in the same manner except
in the Sleep mode or Idle mode. In these two modes, the
WDT stops counting and lose its protecting purpose. In
this situation the logic can only be re-started by external
logic.
If the WDT clock source is the 32768Hz, the WDT also
operates in the same manner except in the Idle mode.
When in the Idle mode, the 32768Hz stops, the WDT
stops counting and lose its protecting purpose. In this
situation the logic can only be re-started by external
logic.
The high nibble and bit3 of the WDTS are reserved for
user defined flags, which can be used to indicate some
specified status.
The WDT time-out under Normal mode or Green mode
will initialize chip reset and set the status bit TO . But
in the Sleep mode or Idle mode, the time-out will initial-
ize a warm reset and only the program counter and
stack pointer are reset to 0. To clear the WDT contents
(including the WDT prescaler), three methods are
adopted; external reset (a low level to RES pin), soft-
ware instruction and a HALT instruction.
The software instruction include CLR WDT and the
other set CLR WDT1 and CLR WDT2 . Of these two
types of instruction, only one can be active depending
on the mask option WDT instr . If the CLR WDT is se-
lected (i.e. One clear instruction), any execution of the
"
4
5 6 +
: A
"
3
"
4
- A
"
)
"
3
"
3
% 9 3
$
5
4
3
"
. $ - ' ) 1 2
Watchdog Timer
$
, 5
.
, %
System oscillator circuit
Register
Label
Bits
R/W
Function
WDTS
(09H)
WS0
WS1
WS2
0
1
2
RW
Watchdog Timer division ratio selection bits
Bit 2, 1, 0=000, Division ratio=1:1
Bit 2, 1, 0=001, Division ratio=1:2
Bit 2, 1, 0=010, Division ratio=1:4
Bit 2, 1, 0=011, Division ratio=1:8
Bit 2, 1, 0=100, Division ratio=1:16
Bit 2, 1, 0=101, Division ratio=1:32
Bit 2, 1, 0=110, Division ratio=1:64
Bit 2, 1, 0=111, Division ratio=1:128
7~3
RW
Unused bit. These bits are read/write-able.
相關PDF資料 |
PDF描述 |
|---|---|
| HT95L300 | 8-Bit LCD Type Phone Controller MCU |
| HT95A20P | 8-Bit LCD Type Phone Controller MCU |
| HT95L300-100QEP-A | LCD Type Phone 8-Bit MCU |
| HT95A400 | Time-Delay Relay; Mounting Type:Plug In; Relay Mounting:Plug-In |
| HT95A100 | I/O Type Phone 8-Bit MCU |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HT95A400 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type Phone 8-Bit MCU |
| HT95A400/40P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type Phone 8-Bit MCU |
| HT95A40P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type Phone 8-Bit MCU |
| HT95AXXX | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type Phone 8-Bit MCU |
| HT95C200 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復。