
A.C. Characteristics
Ta=25 C
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
DD
Conditions
t
PHL
Logic Supply Voltage
5V
CLK
C
L
=15pF, R
L
=10k
DO
300
ns
t
PLH
5V
300
ns
t
r1
Rise Time
5V
C
L
=300pF, S1~S16
2
s
t
r2
5V
C
L
=300pF, G1~G4
S17/G12~S24/G5
0.5
s
t
f
Fall Time
5V
C
L
=300pF, Sn, Gn
120
s
t
max
Maximum Clock Frequency
5V
Duty=50%
1
MHz
C
i
Input Capacitance
5V
15
pF
t
CW
Clock Pulse Width
5V
400
ns
t
SW
Strobe Pulse Width
5V
1
us
t
SU
Data Setup Time
5V
100
ns
t
h
Data Hold Time
5V
100
ns
t
CS
Clock-Strobe Time
5V
CLK rising edge to CS rising edge
1
s
t
W
Wait Time
5V
CLKrisingedgetoCLKfallingedge
1
s
HT16515
Rev. 1.00
5
December 19, 2003
Functional Description
Display RAM and Display Mode
The static display RAM stores the data transmitted from
anexternaldevicetotheHT16515throughaserialinter-
face. The contents of the RAM are directly mapped to
the contents of the VFD driver. Data in the RAM can be
accessed through the data setting, address setting and
display control commands. It is assigned as addresses
in 8-bit unit as follows:
Dimming Control
HT16515 provides an 8-step dimmer function on display
by controlling the 3-bit binary command code. The full
pulse width of grid signal is divided into 16 uniform sec-
tions by PWM (pulse width modulation) technology.
The 16 uniform sections available form an 8-step dim-
mer via 3-bit binary code. The 8-step dimmer includes
1/16, 2/16, 4/16, 10/16, 11/16, 12/16, 13/16 and 14/16.
The 1/16 pulse width indicates minimum lightness. The
14/16 pulse width represents maximum lightness (Refer
to the display control command).
Key Matrix and Key-Input Data Storage RAM
The key matrix scans the series key states at each level
of the key strobe signal (Seg1/K1~Seg16/K16) output of
the HT16515. The key strobe signal outputs are
time-multiplexed signals from Seg1/K1~Seg16/K16.
The states of inputs K0 and K1 are sampled by strobe
signal Seg1/K1~Seg16/K16 and latched into the regis-
ter.
*
;
9
*
;
9
* 3 ;
9
*
;
9
*
;
9
* ;
9
, ;
9
# ;
9
5 ;
9
& ;
9
;
9
;
9
* * ;
'
* , ;
'
* # ;
'
* 5 ;
'
* & ;
'
*
;
'
;
'
4 ;
'
1 ;
'
;
'
) ;
'
;
'
* * ;
9
* , ;
9
* # ;
9
* 5 ;
9
* & ;
9
*
;
9
;
9
4 ;
9
1 ;
9
;
9
) ;
9
;
9
)
)
)
1
)
)
#
)
*
*
;
'
*
;
'
* 3 ;
'
*
;
'
*
;
'
* ;
'
, ;
'
# ;
'
5 ;
'
& ;
'
;
'
;
'
*
;
'
* 4 ;
'
* 1 ;
'
*
;
'
* ) ;
'
;
'
;
'
3 ;
'
;
'
;
'
* ;
'
, ;
'
,
#
3
1
5
*
< < ;
'
< < ;
9
= *
= , =
= 3
'
>
=
;
(
=
*
;
9
* 4 ;
9
* 1 ;
9
*
;
9
* ) ;
9
;
9
;
9
3 ;
9
;
9
;
9
* ;
9
, ;
9
)