- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370703 > HSTL16919DGG HSTL-TO-LVTTL TRANSLATOR|TSSOP|48PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | HSTL16919DGG |
| 元件分類： | 通用總線功能 |
| 英文描述： | HSTL-TO-LVTTL TRANSLATOR|TSSOP|48PIN|PLASTIC |
| 中文描述： | HSTL到LVTTL翻譯|采用TSSOP | 48PIN |塑料 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 65K |
| 代理商： | HSTL16919DGG |
Philips Semiconductors
Product data
HSTL16918
9-bit to 18-bit HSTL-to-LVTTL memory address latch
2
2001 Jun 16
853-2258 26484
FEATURES
Inputs meet JEDEC HSTL Std. JESD 8–6, and outputs meet
Level III specifications
ESD classification testing is done to JEDEC Standard JESD22.
Protection exceeds 2000 V to HBM per method A114.
Latch-up testing is done to JEDEC Standard JESD78, which
exceeds 100 mA.
Packaged in 48-pin plastic thin shrink small outline package
(TSSOP48)
DESCRIPTION
The HSTL16918 is a 9-bit to 18-bit D-type latch designed for
3.15 to 3.45 V V
CC
operation. The D inputs accept HSTL levels and
the Q outputs provide LVTTL levels.
The HSTL16918 is particularly suitable for driving an address bus to
two banks of memory. Each bank of nine outputs is controlled with
its own latch-enable (LE) input.
Each of the nine D inputs is tied to the inputs of two D-type latches
that provide true data (Q) at the outputs. While LE is LOW the Q
outputs of the corresponding nine latches follow the D inputs. When
LE is taken HIGH, the Q outputs are latched at the levels set up at
the D inputs.
The HSTL16918 is characterized for operation from 0 to +70
°
C.
PIN CONFIGURATION
SW00768
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
2Q1
1Q1
GND
D1
D2
V
CC
D3
GND
1LE
GND
V
REF
GND
2LE
GND
D4
D5
D6
D7
V
CC
D8
GND
2Q7
1Q7
V
CC
2Q6
1Q6
GND
2Q5
1Q5
GND
2Q4
1Q4
V
CC
2Q3
1Q3
GND
2Q2
1Q2
V
CC
V
CC
21
22
23
24
25
26
27
28
D9
GND
2Q9
1Q9
V
CC
V
CC
2Q8
1Q8
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
ORDER CODE
DWG NUMBER
48-pin plastic thin shrink small outline package
(TSSOP48)
0
to +70
°
C
HSTL16918DGG
SOT362-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSU119 | Silicon Epitaxial Planar Diode for High Speed Switching(用于高速開關(guān)的平面外延PIN二極管) |
| HSU227 | Silicon Schottky Barrier Diode for High Speed Switching |
| HSU229 | Silicon Epitaxial Planar Diode for Band Switch(用于波段開關(guān)的平面外延二極管) |
| HSU276A | Silicon Schottky Barrier Diode for Mixer |
| HSU276 | Silicon Schottky Barrier Diode for Mixer(用于混頻器的肖特基勢壘二極管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSTL16919DGG,112 | 功能描述:IC MEMORY ADDRESS LATCH 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 鎖銷 系列:HSTL 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74VCX 邏輯類型:D 型透明鎖存器 電路:8:8 輸出類型:三態(tài) 電源電壓:1.8 V ~ 3.6 V 獨立電路:2 延遲時間 - 傳輸:1.5ns 輸出電流高，低:6mA，6mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| HSTL16919DGG,118 | 功能描述:IC MEMORY ADDRESS LATCH 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 鎖銷 系列:HSTL 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74VCX 邏輯類型:D 型透明鎖存器 電路:8:8 輸出類型:三態(tài) 電源電壓:1.8 V ~ 3.6 V 獨立電路:2 延遲時間 - 傳輸:1.5ns 輸出電流高，低:6mA，6mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| HSTMP | 制造商:Matrix Orbital 功能描述:SENSOR STAINLESS STEEL TEMP P |
| HSTNHF02X | 制造商:Hewlett Packard Co 功能描述: |
| HSTNHS03BLSL | 制造商:Hewlett Packard Co 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。