參數(shù)資料
型號(hào)： HSP50214VI
廠商： INTERSIL CORP
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： Programmable Downconverter
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP120
封裝： MQFP-120
文件頁(yè)數(shù)： 23/54頁(yè)
文件大?。?/td> 395K
代理商： HSP50214VI
23
In burst systems (such as TDMA), time resolution is needed
for quickly identifying the optimum sample point. The timing
is adjusted by shifting the decimation in the DSP
μ
P to the
closest sample. Use of timing error rate in this way may yield
a faster acquisition than a phase-locked loop coherent bit
synchronization. Finding the optimum sample point mini-
mizes intersymbol interference.
Fine time resolution is needed in CDMA systems to resolve
different multipath rays. In CDMA systems, the demands on
the programmable FIR can only be relieved by the Resam-
pler/interpolation halfband filters. Assume the chip rate for a
baseband CDMA system is 1.2288MHz and PROCCLK is lim-
ited to 35MHz. Using the symmetric filter pre-sum approach,
PROCCLK limits the programmable FIR to 70MIPS (millions
FIGURE 24A. POLYPHASE RESAMPLER FILTER BROADBAND
FREQUENCY RESPONSE
0
-20
-40
-60
-80
-100
-120
M
1
2
3
4
FREQUENCY (RELATIVE TO f
IN
)
5
6
7
8
9
10 11 12 13 14 15 16
FIGURE 24B. POLYPHASE RESAMPLER FILTER PASS BAND
FREQUENCY RESPONSE
10
0
-10
-20
-30
-40
-50
-60
-70
-80
M
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
FREQUENCY (RELATIVE TO f
IN
)
0
FIGURE 24C. POLYPHASE RESAMPLER FILTER EXPANDED
RESOLUTION PASSBAND FREQUENCY
RESPONSE
2
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
M
0
0
0
0
0
0
0
0
0
FREQUENCY (RELATIVE TO f
IN
)
TABLE 10. POLYPHASE AND INTERPOLATING HALFBAND
FILTER MAXIMUM CLOCKING RATES
MODE
CLOCK
CYCLES
RESAM-
PLER
INPUT
RATE
(MHz)
INTER-
POLATION
RATE
OUTPUT
RATE
(MHz)
Bypass
0
35.00
-
28.00
Polyphase Filter
6
35/6
= 5.83
-
NCO
≤
5.83
Polyphase and
1 Halfband Filter
13
35/13
= 2.69
2
NCO
≤
5.38
Polyphase and
2 Halfband Filters
23
35/23
= 1.52
4
NCO
≤
6.09
1 Halfband Filter
7
35/7
= 5.00
2
10.00
2 Halfband Filters
17
35/17
= 2.059
4
8.24
FIGURE 25. GENERATING DATA READY PULSES FOR OUTPUT
DATA
PROCCLK/N
PULSE
DELAY
PROCCLK
H
0
0
0
0
1
1
1
1
3 (NV)
3 (NV)
3
3
H
0
0
1
1
0
0
1
1
R
0
1
0
1
0
1
0
1
# EXTRA
PULSES
0 BYPASS
0
1
1
THIS BLOCK GENERATES EXTRA
DATA READY PULSES FOR THE
NEW OUTPUTS FROM THE
INTERPOLATION PROCESS.
PULSE DELAY
COUNTER
HALFBAND
FILTER #2
HALFBAND
FILTER #1
POLYPHASE
RESAMPLER
FILTER
RESAMPLER
NCO
M
NV = INVALAID MODE
HSP50214
相關(guān)PDF資料
PDF描述
HSP50214 Programmable Downconverter
HSP50215VC Digital UpConverter
HSP50215VI Digital UpConverter
HSP50215EVAL DSP Modulator Evaluation Board
HSP50215 Digital UpConverter(數(shù)字上變頻器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50215 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215EVAL 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215VC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
HSP50215VI 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
HSP50216 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital Downconverter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*