
948
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
Ordering Information
PART NUMBER
TEMPERATURE RANGE
PACKAGE
HS1-82C54RH-Q
-55
o
C to +125
o
C
24 Lead SBDIP
HS1-82C54RH-8
-55
o
C to +125
o
C
24 Lead SBDIP
HS1-82C54RH-Sample
+25
o
C
24 Lead SBDIP
HS9-82C54RH-Q
-55
o
C to +125
o
C
24 Lead Ceramic Flatpack
HS9-82C54RH-8
-55
o
C to +125
o
C
24 Lead Ceramic Flatpack
HS9-82C54RH/Sample
+25
o
C
24 Lead Ceramic Flatpack
HS9-82C54RH/Proto
-55
o
C to +125
o
C
24 Lead Ceramic Flatpack
HS-82C54RH
Radiation Hardened CMOS
Programmable Interval Timer
Features
Radiation Hardened
- Total Dose > 10
5
RAD (Si)
- Transient Upset > 10
8
RAD (Si)/sec
- Latch Up Free EPI-CMOS
- Functional After Total Dose 1 x 10
6
RAD (Si)
Low Power Consumption
- IDDSB = 20
μ
A
- IDDOP = 12mA
Pin Compatible with NMOS 8254 and the Intersil 82C54
High Speed, “No Wait State” Operation with 5MHz
HS-80C86RH
Three Independent 16-Bit Counters
Six Programmable Counter Modes
Binary or BCD Counting
Status Read Back Command
Hardened Field, Self-Aligned, Junction Isolated CMOS Process
Single 5V Supply
Military Temperature Range -55
o
C to +125
o
C
Description
The Intersil HS-82C54RH is a high performance, radiation hardened
CMOS version of the industry standard 8254 and is manufactured
using a hardened field, self-aligned silicon gate CMOS process. It has
three independently programmable and functional 16-bit counters,
each capable of handling clock input frequencies of up to 5MHz. Six
programmable timer modes allow the HS-82C54RH to be used as an
event counter, elapsed time indicator, a programmable one-shot, or
for any other timing application. The high performance, radiation
hardness, and industry standard configuration of the HS-82C54RH
make it compatible with the HS-80C86RH radiation hardened micro-
processor.
Static CMOS circuit design insures low operating power. The Intersil
hardened field CMOS process results in performance equal to or
greater than existing radiation resistant products at a fraction of the
power.
August 1995
Pinouts
24 LEAD CERAMIC DUAL-IN-LINE METAL SEAL
PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T24
TOP VIEW
24 LEAD CERAMIC METAL SEAL FLATPACK
PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F24
TOP VIEW
1
2
3
4
5
6
7
8
9
10
11
12
D7
D6
D5
D4
D3
D2
D1
D0
CLK 0
OUT 0
GATE 0
GND
16
17
18
19
20
21
22
23
24
15
14
13
VDD
RD
CS
A1
A0
OUT 2
CLK 1
GATE 1
OUT 1
WR
CLK 2
GATE 2
24
23
22
21
20
19
18
17
16
15
14
13
2
3
4
5
6
7
8
9
10
11
12
1
GND
D7
D6
D5
D4
D3
D2
D1
D0
CLK 0
OUT 0
GATE 0
VDD
WR
RD
CS
A1
A0
OUT1
GATE 1
CLK 1
GATE 2
OUT 2
CLK 2
Spec Number
518059
File Number
3043.1
D