- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMS81C2012A (Electronic Theatre Controls, Inc.) CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver PDF資料下載
參數(shù)資料
| 型號： | HMS81C2012A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| 中文描述： | CMOS單芯片8位微控制器與A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 48/107頁 |
| 文件大?。?/td> | 1482K |
| 代理商： | HMS81C2012A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
HMS81C2012A/2020A
44
SEP. 2004 Ver 2.00
Enable and Disable Watchdog
Watchdog timer is enabled by setting WDTON (bit 4 in
CKCTLR) to “1”. WDTON is initialized to “0” during re-
set and it should be set to “1” to operate after reset is re-
leased.
Example: Enables watchdog timer for Reset
:
LDM
:
:
CKCTLR,#xx1x_xxxxB;
WDTON
←
1
The watchdog timer is disabled by clearing bit 5 (WD-
TON) of CKCTLR. The watchdog timer is halted in STOP
mode and restarts automatically after STOP mode is re-
leased.
Watchdog Timer Interrupt
The watchdog timer can be also used as a simple 7-bit tim-
er by clearing bit5 of CKCTLR to “0”. The interval of
watchdog timer interrupt is decided by Basic Interval Tim-
er. Interval equation is shown as below.
The stack pointer (SP) should be initialized before using
the watchdog timer output as an interrupt source.
Example: 7-bit timer interrupt set up.
LDM
LDM
CKCTLR,#xx0xxxxxB;
WDTON
←
0
WDTR,#7FH
;
WDTCL
←
1
:
Figure 11-3 Watchdog timer Timing
If the watchdog timer output becomes active, a reset is gen-
erated, which drives the RESET pin low to reset the inter-
nal hardware.
The main clock oscillator also turns on when a watchdog
timer reset is generated in sub clock mode.
T
WDTR
Interval of BIT
×
=
2
3
n
Source clock
BIT overflow
Binary-counter
WDTR
WDTIF interrupt
WDTR
←
"0100_0011
B
"
1
0
Match
Detect
Counter
Clear
1
2
3
0
3
WDT reset
reset
相關PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
| HMS81C2020AK | INDCTR, PWR, SMT 3.3UH, 15%, 4.6 A |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HMS81C2012AK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2020A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2020AK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。