
14
When the power down mode is enabled, all of the DACs and
internal voltage reference are powered down (forcing their
outputs to zero) and the data pipeline registers are disabled.
The host processor may still read from and write to the
internal control registers.
Host Interfaces
Reset
The HMP8170 resets to its default operating mode on power
up, when the reset pin is asserted for at least four CLK
cycles, or when the software reset bit of the host control
register is set. During the reset cycle, the encoder returns its
internal registers to their reset state and deactivates the I
2
C
interface.
I
2
C Interface
The HMP8170 provides a standard I
2
C interface and
supports fast-mode (up to 400Kbps) transfers. The device
acts as a slave for receiving and transmitting data only. It will
not respond to general calls or initiate a transfer. The
encoder’s slave address is either 0100 000x
B
when the SA
input pin is low or 0100 001x
B
when it is high. (The ‘x’ bit in
the address is the I
2
C read flag.)
The I
2
C interface consists of the SDA and SCL pins. When
the interface is not active, SCL and SDA must be pulled high
using external 4-6k
pull-up resistors. The I
2
C clock and
data timing is shown in Figures 10 and 11.
During I
2
C write cycles, the first data byte after the slave
address specifies the sub address, and is written into the
address register. Only the seven LSBs of the subaddress
are used; the MSB is ignored. Any remaining data bytes in
the I
2
C write cycle are written to the control registers,
beginning with the register specified by the address register.
The 7-bit address register is incremented after each data
byte in the I
2
C write cycle. Data written to reserved bits
within registers or reserved registers is ignored.
During I
2
C read cycles, data from the control register
specified by the address register is output. The address
register is incremented after each data byte in the I
2
C read
cycle. Reserved bits within registers return a value of “0”.
Reserved registers return a value of 00
H
.
The HMP8170’s operating modes are determined by the
contents of its internal registers which are accessed via the
I
2
C interface. All internal registers may be written or read by
the host processor at any time. However, some of the bits
and words are read only or reserved and data written to
these bits is ignored.
Table 13 lists the HMP8170’s internal registers. Their bit
descriptions are listed in Tables 14 through 45.
TABLE 13. CONTROL REGISTER NAMES
SUB ADDRESS
(HEX)
CONTROL REGISTER
RESET
CONDITION
00
01
02
03
04
05
06
07
08-0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A-1F
20
21
22
23
24
25
26
27
28-2F
30-6A
6B-6F
70-7F
product ID
output format
input format
video processing
timing I/O 1
timing I/O 2
VBI data enable
VBI data input
reserved
host control 1
host control 2
caption_21A
caption_21B
caption_284A
caption_284B
WSS_20A
WSS_20B
WSS_283A
WSS_283B
CRC_20
CRC_283
reserved
start h_blank low
start h_blank high
end h_blank
start v_blank low
start v_blank high
end v_blank
field control 1
field control 2
reserved
test and unused
phase increment
test and unused
-
00
H
06
H
80
H
00
H
00
H
00
H
00
H
-
1E
H
00
H
80
H
80
H
80
H
80
H
00
H
00
H
00
H
00
H
3F
H
3F
H
-
4A
H
03
H
7A
H
03
H
01
H
13
H
00
H
00
H
-
-
-
-
FIGURE 10. I
2
C SERIAL TIMING FLOW
SDA
SCL
START
CONDITION
S
1-7
ADDRESS
8
R/W
9
ACK
1-7
DATA
8
9
ACK
STOP
CONDITION
P
HMP8170