24
Pinout
HMP8154/HMP8156A
(PQFP)
TOP VIEW
6463 62 61 60 59 58 57 56 55 54 53 52 51 50 49
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
G
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
C
C
F
V
G
G
P
V
G
P
P
P
P
P
P
P
VAA
VAA
Y/G
GND
VAA
GND
C/B
GND
NTSC/PAL1
GND
NTSC/PAL2
GND
VAA
GND
GND
VAA
S
S
S
R
P
P
V
R
G
P
O
M
O
M
O
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P8
P9
P10
P11
P12
P13
GND
CLK2
VAA
CLK
P14
P15
VSYNC
HSYNC
FIELD
BLANK
Pin Descriptions
PIN
NAME
PIN
NUMBER
INPUT/
OUTPUT
DESCRIPTION
P0-P15
58, 55-43,
38, 37
I
Pixel input pins. See Table 1. Any pixel inputs not used should be connected to GND.
P16-P23
32-27, 23,
22
I
Overlay or pixel inputs. See Table 1. Any overlay or pixel inputs not used should be connect-
ed to GND.
RESV
21
I
This pin is reserved and should be connected to VCC or GND.
FIELD
34
O
FIELD output. The field output indicates that the encoder is outputting the odd or even video
field. The polarity of FIELD is programmable.
HSYNC
35
I/O
Horizontal sync input/output. As an input, this pin must be asserted during the horizontal
sync intervals. If it occurs early, the line time will be shortened. If it occurs late, the line
time will be lengthened by holding the outputs at the front porch level. As an output, it is
asserted during the horizontal sync intervals. The polarity of HSYNC is programmable. If
not driven, the circuit for this pin should include a 4-12k
pull up resistor connected to
VAA.
VSYNC
36
I/O
Vertical sync input/output. As an input, this pin must be asserted during the vertical sync
intervals. If it occurs early, the field time will be shortened. If it occurs late, the field time
will be lengthened by holding the outputs at the blanking level. As an output, it is asserted
during the vertical sync intervals. The polarity of VSYNC is programmable. If not driven,
the circuit for this pin should include a 4-12k
pull up resistor connected to VAA.
BLANK
33
I/O
Composite blanking input/output. As an input, this pin must be asserted during the hori-
zontal and vertical blanking intervals. As an output, it is asserted during the horizontal and
vertical blanking intervals. The polarity of BLANK is programmable. If not driven, the circuit
for this pin should include a 4-12k
pull up resistor connected to VAA.
HMP8154, HMP8156A